PEWs: A decentralized dynamic scheduler for ILP processing

Proceedings of the International Conference on Parallel Processing

Volumn 1, Issue , 1996, Pages 239-246

  Kemp, G A ^a   Franklin, M ^a  

^a AMRL   (United States)

Author keywords

Decentralization; Dynamic scheduling; Hardware window; ILP; Speculative execution.

Indexed keywords

COMPUTER ARCHITECTURE;

BRANCH PREDICTION; DECENTRALIZATION; DYNAMIC SCHEDULERS; DYNAMIC SCHEDULING; INSTRUCTION STREAMS; INSTRUCTION WINDOWS; PARALLEL EXECUTIONS; SPECULATIVE EXECUTION;

SCHEDULING;

EID: 84944936630     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.1996.537165     Document Type: Conference Paper

References (11)

1. H. Dwyer and H. C. Torag, An Out-of Order Snperscalar Processor with Speculative Fxec, ition aud Fast, Precise Interrupts, " Proc. 25th Annual International Symposzum on M2croarchitecture (MIURO-25), PP 272-281, 1992.
2. M. Frankhn, "The Multiscalar Architecture, " Ph.D. Thesis, Technical Report TB 1196, Computer Sciences Department, University of Wisconsin-Madison, 1993.
3. S. W. Melvin, M. C. Shebanow, and Y. N. Fatt, "Hardware Support for Large Atomic Units in Dynamically Scheduled Machines, " Proc. 21st Annool Workshop on Microprogramming, pp. 60-66, 1988.
4. V. N. Patt, S. W. Melvin, W. IV. Fiwu, aud M Shebanow, "Critical Issues Regarding HPS, a High Perfol mance Microarchiteeture, " Proc. 18th Annual Workshop on Microprogramming, pp. 109-116, 1985.
5. V. Pnpescu, M. Schultz, J. Sprackleu, C. Gibson, B. Lightaer, and D. Isamau, "The Metallow Architectore, " IEEE Micra, pp. 10-13, 63-72, June 1991.
6. J. E. Smith, "Decoupled Access/Execute Architectures, " Proc. 9th Annual Syrnpos2uru on Computer Architecture, pp. 112-119, 1982.
7. M. Smotherman and 81. Frankhu, "Improving CISC Instruction Decoding Performance Using a Fill Unit, " Proc. 28th Juteruatzouol Symposium on Mzcroorchitecture, 1995.
8. C. S. Sohi and S. Vajapeyam, "Instruction Tssne Logic for High-Performance, Interruptible Pipebned Processors, " Proc. 14th Annual Symposium on Computer Architecture, pp. 27-34, 1987.
9. J. E. Thornton, "Parallel Operation in the Control Data 6600, " Proc. AFIPS Fall Joint Computers Conference, Vol. 26. No. 2, pp. 33-40, 1964.
10. R. M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Anthmetic Units, " 1MM Journal of Research and Deeelopment, pp. 25-33, January 1967.
11. C. Tyson, M. Farreus, and A. Pleszkun, "MISC: A Multiple Instruction Stream Computer, " Proc. 25th Annual lnterrtutiouol Symposium on Microurchitectore (MICRO-25), pp. 193-196, 1992.