Reduced power consumption for MPEG decoding with LNS

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn 2002-January, Issue , 2002, Pages 65-75

  Arnold, M G ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

Capacitance; Circuits; Clocks; Decoding; Digital arithmetic; DVD; Energy consumption; Frequency estimation; Multimedia systems; Transform coding

Indexed keywords

CAPACITANCE; CLOCKS; COMPUTER ARCHITECTURE; DECODING; DIGITAL ARITHMETIC; DISCRETE COSINE TRANSFORMS; ELECTRIC POWER UTILIZATION; ENERGY UTILIZATION; FREQUENCY ESTIMATION; INVERSE TRANSFORMS; MOTION PICTURE EXPERTS GROUP STANDARDS; MULTIMEDIA SYSTEMS; NETWORKS (CIRCUITS); NUMBERING SYSTEMS; VIDEODISKS;

INVERSE DISCRETE COSINE TRANSFORMS; LOGARITHMIC NUMBER SYSTEM; LOWER-POWER CONSUMPTION; MULTIMEDIA APPLICATIONS; REDUCED POWER CONSUMPTION; RUN-LENGTH CODING; SWITCHING ACTIVITIES; TRANSFORM CODING;

NUMBER THEORY;

EID: 84948753540     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2002.1030705     Document Type: Conference Paper

References (24)

1. M. G. Arnold, Verilog Digital Computer Design: Algorithms into Hardware, PTR Prentice Hall, Upper Saddle River, NJ, 1999.
2. M. G. Arnold, Logarithmic Number Systems for MPEG and Multimedia Applications, PhD dissertation, University of Manchester Institute of Science and Technology, 2002.
3. Berkeley MPEG Tools, bmrc.berkeley.edu/research/mpeg/.
4. Wen-Hsiung Chen, C. Harrison Smith and S. C. Fralick, "A Fast Computational Algorithm for the Discrete Cosine Transform," IEEE Transactions on Communications, vol. COM-25, no. 9, pp.1004-1009, September 1977.
5. C. C. Chen and Y. Y. Chen, "Error Analysis of DCT Algorithms in Floating Point and Logarithmic Number Systems," 9th VLSI Design / CAD Symposium, pp. 313-316, Nan-Tow, Taiwan, 1998.
6. N. G. Kingsbury and P. J. W. Rayner, "Digital Filtering Using Logarithmic Arithmetic," Electronics Letters, vol. 7, no. 2, pp. 56-58, 28 January 1971.
7. P. Landman and J. R. Rabaey, "Architectural Power Analysis: The Dual Bit Type Method," IEEE Trans. VLSI, vol. 3, no. 2, pp. 173-187, June 1995.
8. IEEE Standard for Binary Floating-Point Arithmetic, ANSI/IEEE Std. 754-1985, IEEE, 1985.
9. IEEE Standard Specifications for the Implementations of the 8 x 8 Inverse Discrete Cosine Transform, IEEE Standard 1180-1990, March 1991.
10. S. Ludtke, "Animation of 3p orbitals,"http://ncmi.bioch.bcm.tmc.edu/~stevel/NXplotNd/Samples/orb3p.mpg.
11. S. Mietens, P. de With and C. Hentschel, "New Scalable DCT Computation for Resource-Constrained Systems," Proceedings of Signal Processing Systems SIPS 2001: Design and Implementation, Francky Catthoor and Marc Moonen, eds., IEEE Press, Antwerp, Belgium, pp. 285-296,26-28 Sept 2001.
12. J. L. Mitchell, W. B. Pennebaker, C. E. Fogg and D. J. LeCall, MPEG Video Compression Standard, Kluwer Academic Publishers, Boston/Dordrecht/London, 1996.
13. R. E. Morley, G. L. Engel, T. J. Sullivan and S. M. Natarajan, "VLSI Based Design of a Battery-Operated Digital Hearing Aid," Proceedings of the ICASSP-88, pp. 2512-2515, Apr. 1988.
14. V. Paliouras and T. Stouraitis, "Logarithmic Number System for Low-Pow er Arithmetic," PATMOS 2000: International Workshop on Power and Timing Modeling, Optimization and Simulation, Gottingen, Germany, pp. 285-294, Sept. 13-15 2000.
15. V. Paliourasand T. Stouraitis, "Low Power Properties of the Logarithmic Number System," Proceedings of the 15th IEEE Symposium on Computer Arithmetic Vail, Colorado, pp. 229-236, 11-13 June 2001.
16. D. A. Pattersonand J. L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, Morgan Kaufmann, San Francisco, California, pp. 746-748, 1998.
17. F. Prosser and D. Winkel, The Art of Digital Design, Prentice Hall, Englewood Clis, New Jersey, 1978.
18. S. Ramprasad, N. Shanbhag and I. Hajj, "Analytical Estimation of Signal Transition Activity from Word-Level Statistics," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol 16, no. 7, pp. 718-733, July 1997.
19. J. R. Sacha and M. J. Irwin, "The Logarithmic Number System for Strength Reduction in Adaptive Filtering," International Symposium on Low Power Electronics and Design, Monterey Convention Center, Monterey, California, pp. 10-12, Aug. 1998.
20. M. J. Schulte, J. G. Jansen, and J. E. Stine, "Reduced Power Dissipation Through Truncated Multiplication," Proceedings of the IEEE Volta Memorial Workshop on Low Power Design, Como, Italy, pp. 61-69, Mar. 1999.
21. M. Sima, S. Cotofana, S. Vassiliadis, J. van Eijndhoven, and K. Vissers, "MPEG Macroblock Parsing and PelReconstruction an FPGA-augmented TriMediaProcessor,"Proceedingsof 2001 International Conference on Computer Design: ICCD 2001, Austin, Texas, pp. 425-430, 23-26 Sept, 2001.
22. T. J. Sullivan, Estimating the Power Consumption of Custom CMOS Digital Signal Processing Integrated Circuits for Both the Uniform and Logarithmic Number Systems, PhD Dissertation, ESSRL-93-7, Electronic Systems and Signals Research Laboratory, Dept. of Electrical Engineering, Washington Universit y, St. Louis, Missouri, 1993.
23. E. E. Swartzlander and A. G. Alexopoulos, "The Sign/Logarithm Number System," IEEE Transactions on Computers, vol. C-24, pp. 1238-1242, Dec 1975.
24. J. Watkinson, The MPEG Handbook, Focal Press, Oxford, 2001.