메뉴 건너뛰기




Volumn 2002-January, Issue , 2002, Pages 60-65

Logic BIST and scan test techniques for multiple identical blocks

Author keywords

Automatic testing; Built in self test; Circuit testing; Costs; Integrated circuit testing; Logic devices; Logic testing; Manufacturing; Production; Time to market

Indexed keywords

AUTOMATIC TESTING; COSTS; EQUIPMENT TESTING; INTEGRATED CIRCUIT TESTING; LOGIC CIRCUITS; LOGIC DEVICES; MANUFACTURE; PRODUCTION; VLSI CIRCUITS;

EID: 84948415285     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VTS.2002.1011112     Document Type: Conference Paper
Times cited : (11)

References (7)
  • 1
    • 0032318126 scopus 로고    scopus 로고
    • Test Vector Decompression via Cyclical Scan Chains and Its Application to Testing Core-Based Designs
    • Abhijit Jas and Nur A. Touba, "Test Vector Decompression via Cyclical Scan Chains and Its Application to Testing Core-Based Designs": Proc. of IEEE Int. Test Conf., 1998.
    • (1998) Proc. of IEEE Int. Test Conf.
    • Jas, A.1    Touba, N.A.2
  • 2
    • 0033741842 scopus 로고    scopus 로고
    • Test data compression for system-on-a-chip using Golomb codes
    • A. Chandra and K. Chakrabarty, "Test data compression for system-on-a-chip using Golomb codes", Proc. of IEEE VLSI Test Symp., pp. 113-120, 2000.
    • (2000) Proc. of IEEE VLSI Test Symp. , pp. 113-120
    • Chandra, A.1    Chakrabarty, K.2
  • 3
    • 0002569781 scopus 로고
    • Fixed-Biased Pseudorandom Built-In Self-Test for Random Pattern Resistant Circuits
    • AlShaibi, M.F., and C.R. Kime, "Fixed-Biased Pseudorandom Built-In Self-Test for Random Pattern Resistant Circuits," Proc. of IEEE Int. Test Conf., pp. 929-938, 1994.
    • (1994) Proc. of IEEE Int. Test Conf. , pp. 929-938
    • AlShaibi, M.F.1    Kime, C.R.2
  • 6
    • 0033322164 scopus 로고    scopus 로고
    • Deterministic built-in pattern generation for sequential circuits
    • V. Iyengar, K. Chakrabarty and B. T. Murray, "Deterministic built-in pattern generation for sequential circuits", JETTA, vol. 15, pp. 97-115, 1999.
    • (1999) JETTA , vol.15 , pp. 97-115
    • Iyengar, V.1    Chakrabarty, K.2    Murray, B.T.3
  • 7
    • 84948437109 scopus 로고    scopus 로고
    • Oscillation-Test Method for Structural and Delay Testing of Digital Integrated Circuits
    • Oct
    • K. Arabi et al. "Oscillation-Test Method for Structural and Delay Testing of Digital Integrated Circuits," Proc. of IEEE Int. Test Conf., pp. 91-100, Oct. 1998.
    • (1998) Proc. of IEEE Int. Test Conf. , pp. 91-100
    • Arabi, K.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.