Breaking the memory bottleneck with an optical data path

Proceedings - Simulation Symposium

Volumn 2002-January, Issue , 2002, Pages 352-362

  Fritts, J E ^a   Chamberlain, R D ^a  

^a WASHINGTON UNIVERSITY   (United States)

Author keywords

Analytical models; Bandwidth; Computational modeling; Delay; Fiber lasers; High speed optical techniques; Optical arrays; Optical computing; Performance analysis; Sensor arrays

Indexed keywords

ANALYTICAL MODELS; FIBER LASERS; MICROPROCESSOR CHIPS; OPTICAL COMMUNICATION; OPTICAL DATA PROCESSING; OPTICAL ENGINEERING; SENSOR ARRAYS; SILICON DETECTORS;

COMPUTATIONAL MODEL; DELAY; HIGH SPEED OPTICAL TECHNIQUES; OPTICAL ARRAYS; PERFORMANCE ANALYSIS;

BANDWIDTH;

EID: 84948398766     PISSN: 1080241X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIMSYM.2002.1000173     Document Type: Conference Paper

References (19)

1. D. Burger, J.R. Goodman, and A. Kagi, "Limited bandwidth to affect processor design," IEEE Micro, 17(6):55-62, 1997.
2. Y. Li, E. Towe, and M. Haney, eds., Proceedings on Short Distance Optical Interconnections in Digital Systems, 2000.
3. D. Plant et al., "A 256 channel bi-directional optical interconnect using VCSELs and photodiodes on CMOS," Proceedings of Optics in Computing, pp. 1046-1054, June 2000.
4. M. Chateauneuf et al., "Design, implementation and characterization of a 2-D bi-directional freespace optical link," Proceedings of Optics in Computing, pp. 530-538, June 2000.
5. H. Kosaka et al., "A two-dimensional optical parallel transmission using a vertical-cavity surface emitting laser array module and an image fiber," IEEE Photonics Technical Letters, 9:253-255, 1997.
6. T. Maj et al., "Interconnection of a two-dimensional array of vertical cavity surface emitting lasers to a receiver array via a fiber image guide," Applied Optics, 39(5):683-689, 2000.
7. Ch'ng Shi Baw, R. Chamberlain, and M.A. Franklin, "Design of an interconnection network using VLSI photonics and free-space optical technologies," Proceedings of the 6th International Conference on Parallel Interconnects, pp. 52-61, October 1999.
8. R. Chamberlain, M.A. Franklin, and A. Mahajan, "VLSI photonic ring interconnect for embedded multicomputers: Architecture and performance," Proceedings of the 14th Conference on Parallel and Distributed Computing Systems, August 2001.
9. A. Mahajan, M.A. Franklin, and R. Chamberlain, "Fairness issues in an embedded photonic ring interconnect," Proceedings of the 4th High Performance Embedded Computing Workshop, September 2000.
10. R. Chamberlain, M.A. Franklin, and P. Krishnamurthy, "Performance evaluation of a reconfigurable, embedded photonic multi-ring interconnection network," Proceedings of the 5th High Performance Embedded Computing Workshop, November 2001.
11. L. Gwennap, "Digital 21264 sets new standard," Microprocessor Report, 10(14), Oct. 1996.
12. J. Fritts, "Architecture and compiler design issues in programmable media processors," Ph.D. Thesis, Department of Electrical Engineering, Princeton University, 2000.
13. C. Lee, M. Potkonjak, and W.H. Mangione-Smith, "MediaBench: A Tool for Evaluating and Synthesizing Multimedia Communications Systems," Proceedings of the 30th Annual International Symposium on Microarchitecture, December 1997.
14. P. P. Chang, S. A. Mahlke, W. Y. Chen, N. J. Warter, and W. W. Hwu, "IMPACT: an architectural framework for multiple-instruction-issue processors," Proceedings of the 18th Annual International Symposium on Computer Architecture, Toronto, Canada, May 1991.
15. IMPACT compiler group at UIUC: http://www.crhc.uiuc.edu/Impact
16. P. Bose and T.M. Conte, "Performance Analysis and Its Impact on Design," IEEE Computer, 31(5):41-49, May 1998.
17. Personal conversations with John Gyllenhaal and Brian Deitrich.
18. M. Martonosi, A. Gupta, and T. Anderson, "Effectiveness of Trace Sampling for Performance Debugging Tools," Proceedings of the 1993 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, 1993.
19. V. Agarwal, M.S. Hrishikesh, S. W. Keckler, and D. Burger, "Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures," Proceedings of the 27th Annual International Symposium on Computer Architecture, 2000.