Spintastic: Spin-based stochastic logic for energy-efficient computing

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 2015-April, Issue , 2015, Pages 1575-1578

  Venkatesan, Rangharajan ^a   Venkataramani, Swagath ^a   Fong, Xuanyao ^a   Roy, Kaushik ^a   Raghunathan, Anand ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; CMOS INTEGRATED CIRCUITS; ENERGY EFFICIENCY; NUMBER THEORY; SPINTRONICS; STOCHASTIC SYSTEMS;

ENERGY EFFICIENT COMPUTING; FINE-GRAINED PARALLELISM; PERIPHERAL CIRCUITS; STOCHASTIC ARITHMETIC; STOCHASTIC CIRCUITS; STOCHASTIC COMPUTING; STOCHASTIC IMPLEMENTATION; STOCHASTIC NUMBERS;

COMPUTER CIRCUITS;

EID: 84945953868     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/date.2015.0460     Document Type: Conference Paper

References (19)

1. T. Kawahara et al. 2 Mb SPRAM (SPin-Transfer Torque RAM) With Bit-by-Bit Bi-Directional Current Write and Parallelizing-Direction Current Read. IEEE JSSC, 43(1):109-120, 2008.
2. S. Fukami et al. Low-Current Perpendicular Domain Wall Motion Cell for Scalable High-Speed MRAM. In Proc. VLSI Tech. Symp., pages 230-231, 2009.
3. G. Csaba et al. Nanocomputing by field-coupled nanomagnets. IEEE TNANO, 1(4):209-213, 2002.
4. D. A. Allwood et al. Magnetic Domain-Wall Logic. Science, 309(5741):1688-1692, 2005.
5. D. Morris et al. mLogic: Ultra-low voltage non-volatile logic circuits using STT-MTJ devices. In Proc. DAC, pages 486-491, 2012.
6. B. Behin-Aein et al. Proposal for an all-spin logic device with built-in memory. Nature Nanotechnology, 5(4):266-270, 2010.
7. D. E. Nikonov and I. A. Young. Overview of beyond-CMOS devices and a uniform methodology for their benchmarking. Proceedings of the IEEE, 101(12):2498-2533, 2013.
8. B.R. Gaines. Stochastic computing systems. In Advances in Information Systems Science, pages 37-172. 1969.
9. W. Qian et al. An architecture for fault-tolerant computation with stochastic logic. IEEE Trans. Computers, 60(1):93-105, 2011.
10. A. Alaghi and J. Hayes. Survey of stochastic computing. ACM TECS, 12(2s):92:1-92:19, 2013.
11. V. Chippa et al. StoRM: A Stochastic Recognition and Mining Processor. In Proc. ISLPED, pages 39-44, 2014.
12. J. Von Neumann. Probabilistic logics and the synthesis of reliable organisms from unreliable components. Automata Studies, pages 43-98, 1956.
13. B.D. Brown and H.C. Card. Stochastic neural computation I: Computational elements. IEEE Trans. Computers, 50(9):891-905, 2001.
14. S. Tehrani et al. Fully parallel stochastic LDPC decoders. IEEE Trans. Signal Processing, 56(11):5692-5703, 2008.
15. X. Fong, M. C. Chen, and K. Roy. Generating true random numbers using on-chip complementary polarizer spin-transfer torque magnetic tunnel junctions. In Proc. DRC, pages 103-104, 2014.
16. A Magnetic Tunnel Junction Based True Random Number Generator with Conditional Perturb and Real-Time Output Probability Tracking. In Proc. IEDM, 2014.
17. M. Sharad et al. Design of ultra high density and low power computational blocks using nano-magnets. In Proc. ISQED, 2013.
18. C. Augustine et al. Low-power functionality enhanced computation architecture using spin-based devices. In Proc. NANOARCH, pages 129-136, 2011.
19. B. Behin-Aein et al. Switching energy-delay of all spin logic devices. APL, 98(12):123510-123510-3, 2011.