In-memory data rearrangement for irregular, data-intensive computing

Computer

Volumn 48, Issue 8, 2015, Pages 18-25

  Lloyd, Scott ^a   Gokhale, Maya ^a  

^a LAWRENCE LIVERMORE NATIONAL LABORATORY   (United States)

Author keywords

3D stacked memory; active memory; data rearrangement engine; data intensive computing; FPGA emulation; irregular applications; processing in memory

Indexed keywords

ENERGY UTILIZATION; ENGINES; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

3D-STACKED MEMORY; DATA-INTENSIVE COMPUTING; FPGA EMULATION; IRREGULAR APPLICATIONS; PROCESSING IN MEMORY;

THREE DIMENSIONAL INTEGRATED CIRCUITS;

EID: 84939536072     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.2015.230     Document Type: Article

References (9)

1. M. Gokhale, W. Holmes, and K. Iobst, "Processing in Memory: The Terasys Massively Parallel PIM Array," Computer, vol. 28, no. 4, 1995, pp. 23-31.
2. J.B. Brockman et al., "A Low Cost, Multithreaded Processing-in-Memory System," Proc. Workshop Memory Performance Issues (WMPI 04), 2004, pp. 16-22.
3. J. Draper et al., "A Prototype Processing-in-Memory (PIM) Chip for the Data-Intensive Architecture (DIVA) System," J. VLSI Signal Processing, vol. 40, no. 1, 2005, pp. 73-84.
4. J. Gebis et al., "VIRAM1: A Media-Oriented Vector Processor with Embedded DRAM," presented at the Student Design Contest, 41st Design Automation Conf. (DAC 04), 2004; http://csl.stanford.edu/~christos /publications/2004.dac.iram.pdf.
5. L. Zhang et al., "The Impulse Memory Controller," IEEE Trans. Computers, vol. 50, no. 11, 2001, pp. 1117-1132.
6. R. Nair, "Active Memory Cube," presented at the 2nd Workshop Near-Data Processing (WoNDP), in conjunction with the 47th IEEE/ACM Int'l Symp. Microarchitecture (MICRO-47), Dec. 2014; www.cs.utah .edu/wondp/Nair.pdf.
7. P.C. Diniz and J. Park, "Data Reorganization Engines for the Next Generation of System-on-A-Chip FPGAs," Proc. 2002 ACM/SIGDA 10th Int'l Symp. Field-Programmable Gate Arrays (FPGA 02), 2002, pp. 237-244.
8. B. Rooseleer, S. Cosemans, and W. Dehaene, "A 65 nm, 850 MHz, 256 Kbit, 4.3 pJ/Access, Ultra Low Leakage Power Memory Using Dynamic Cell Stability and a Dual Swing Data Link," Proc. 2011 ESSCIRC, 2011, pp. 519-522.
9. J. Meza, J. Li, and O. Mutlu, "A Case for Small Row Buffers in Non-volatile Main Memories," Proc. IEEE 30th Int'l Conf. Computer Design (ICCD 12), 2012, pp. 484-485.