Cost-Efficient Integration of Industrial Applications Using Smart Power Gate Arrays

IEEE Transactions on Industrial Electronics

Volumn 62, Issue 5, 2015, Pages 2903-2911

  Zhang, Yipin ^a,b   Scherjon, Cor ^a   Burghartz, Joachim N ^a,c  

^a Institut fur Mikroelektronik Stuttgart   (Germany)

^b INTEL CORPORATION   (United States)

^c UNIVERSITY OF STUTTGART   (Germany)

Author keywords

ASIC; Cost Efficiency; Gate Array; Industrial Application; Mixed Signal; Smart Power

Indexed keywords

COST ENGINEERING; COSTS; DATA HANDLING; INDUSTRIAL APPLICATIONS; INFORMATION MANAGEMENT; INTEGRATED CIRCUIT DESIGN; MIXED SIGNAL INTEGRATED CIRCUITS; SOLENOID VALVES;

APPLICATION EXAMPLES; COMMUNICATION FUNCTIONALITY; COST EFFICIENCY; GATE ARRAYS; MIXED SIGNAL; NON RECURRING ENGINEERING; SINGLE CHIP INTEGRATION; SMART POWER;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 84927653226     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2014.2363055     Document Type: Article

References (43)

1. M. Smith, Application-Specific Integrated Circuit . Reading, MA, USA: Addison-Wesley, 1997, pp. 4-30.
2. T. Hall, C. Twigg, J. Gray, P. Hasler, and D. Anderson, "Large-scale field-programmable analog arrays for analog signal processing," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 11, pp. 2298-2037, Nov. 2005.
3. D. Fernández, L. Martínez-Alvarado, and J. Madrenas, "A translinear, log-domain FPAA on standard CMOS technology," IEEE J. Solid-State Circuits, vol. 47, no. 2, pp. 490-503, Feb. 2012.
4. R. Wunderlich, F. Adil, and P. Hasler, "Floating gate-based field programmable mixed-signal array," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 21, no. 18, pp. 1496-1505, Aug. 2013.
5. J. Suh et al., "Programmable analog device array (PANDA): A methodology for transistor-level analog emulation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 6, pp. 1369-1380, Jun. 2013.
6. M. A. Beunde, J. P. Kernhof, and A. B. Hoefflinger, "The CMOS gate forest: An efficient and flexible high-performance ASIC design environment,"IEEE J. Solid State Circuits, vol. 23, no. 2, pp. 387-399, Apr. 1988.
7. B. Zahiri, "Structured ASICs: Opportunities and challenges," in Proc. IEEE ICCD, 2003, pp. 404-409.
8. K. Wu and Y. Tsai, "Structured ASICs, evolution or revolution?" in Proc. IEEE ISPD, 2004, pp. 103-106.
9. C. Burwick and C. Scherjon, "Structured ASICs fuer mixed-signal Anwendungen,"in Proc. MPC Workshop, Feb. 2009.
10. N. Weste and E. Eshraghian, Principles of CMOS VLSI Design, A System Perspective. Reading, MA, USA: Addison-Wesley, 1985.
11. P. Duchene, "Architecture and Design Methodologies of CMOS and BiCMOS Semi-Custom Arrays," Ph.D. dissertation, Ecole Polytechnique Federale Lausanne, Lausanne, Switzerland, 1991.
12. U. Ahmed, G. Lemieux, and S. Wilton, "Performance and cost tradeoffs in metal-programmable structured ASICs (MPSAs)," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 12, Dec 2011.
13. N. Kondrath and M. K. Kazimierczuk, "Comparison of wide- and high-frequency duty-ratio-to-inductor-current transfer functions of dc-dc PWM buck converter in CCM," IEEE Trans. Ind. Electron., vol. 59, no. 1, pp. 641-643, Jan. 2012.
14. J. Chang, H. Oh, Y. Jun, and B. Kong, "Fast output voltage-regulated PWM buck converter with an adaptive ramp amplitude control," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, no. 10, pp. 712-716, Oct. 2013.
15. T.Wu and Y. Chen, "A systematic and unified approach to modeling PWM dc/dc converters based on the Graft scheme," IEEE Trans. Ind. Electron., vol. 45, no. 1, pp. 88-98, Feb. 1998.
16. L. Shi andW. Jia, "Mode-selectable high-efficiency low-quiescent-current synchronous buck dc-dc converter," IEEE Trans. Ind. Electron., vol. 61, no. 5, pp. 2278-2285, May 2014.
17. Y. Qiu, X. Chen, C. Zhong, and C. Qi, "Uniform models of PWM dc-dc converters for discontinuous conduction mode considering parasitics,"IEEE Trans. Ind. Electron., vol. 61, no. 11, pp. 6071-6080, Nov. 2014.
18. P. Bartal and I. Nagy, "Game theoretic approach for achieving optimum overall efficiency in dc/dc converters," IEEE Trans. Ind. Electron., vol. 61, no. 7, pp. 3202-3209, Jul. 2014.
19. S. Angkititrakul and H. Hu, "Design and analysis of buck converter with pulse-skipping modulation," in Proc. IEEE PESC, Jun. 2008, pp. 1151-1156.
20. S. Kapat, S. Banerjee, and A. Patra, "Discontinuous map analysis of a dc-dc converter governed by pulse skipping modulation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 7, pp. 1793-1801, Jul. 2010.
21. H. Huang, K. Chen, and S. Kuo, "Dithering skip modulation, width and dead time controllers in highly efficient dc-dc converters for system-onchip applications," IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2451-2465, Nov. 2007.
22. A. Ehrhart et al., "Adaptive pulse skipping and adaptive compensation capacitance techniques in current-mode buck-boost dc-dc converters for fast transient response," in Proc. IEEE PEDS, Apr. 2013, pp. 373-378.
23. Z. Sun et al., "Adaptive gate switching control for discontinuous conduction mode dc-dc converter," IEEE Trans. Power Electron., vol. 29, no. 3, pp. 1130-1320, Mar. 2014.
24. R. B. Ridley, "A New Small-Signal Model for Current Mode Control,"Ph.D. dissertation, Virginia Polytechnic Inst. State Univ., Blacksburg, VA, USA, 1999.
25. M. K. Kazimierczuk, "Transfer function of current modulator in PWM converters with current-mode control," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 47, no. 9, pp. 1407-1412, Sep. 2000.
26. R. B. Ridley, Current-Mode Control Modeling. Roswell, GA, USA: Ridley Eng., 2006, ser. Designer's Series, Part V, Switching Power Magazine.
27. J. Li and F. C. Lee, "New modeling approach and equivalent circuit representation for current-mode control," IEEE Trans. Power Electron., vol. 25, no. 5, pp. 1218-1230, May 2010.
28. Y. Yan, F. C. Lee, and P. Mattavelli, "Comparison of small signal characteristics in current mode control schemes for point-of-load buck converter applications," IEEE Trans. Power Electron., vol. 28, no. 7, pp. 3504-3414, Jul. 2013.
29. F. Li, W. Wang, Q. Hang, W. Xie, and Z. Lu, "Design of a under voltage lock out circuit with bandgap structure," in Proc. IEEE ISIC, 2009, pp. 224-227.
30. W. H. Dawes, "The design of a family of high-current switches with overcurrent and over-temperature protection," IEEE Trans. Instrum. Meas., vol. 47, no. 6, Dec. 1998.
31. nd ed. New York, NY, USA: Marcel Dekker, 2006.
32. J. M. Redoute and M. Steyaert, EMC of Analog Integrated Circuits. Berlin, Germany: Springer-Verlag, 2010.
33. P. Horsky and P. Kamenicky, "EMC robust analog output driver for automotive applications," in Proc. IEEE EMC, 2012, pp. 1-5.
34. M. Blank, T. Gluck, A. Kugi, and H. Kreuter, "Slew rate control strategies for smart power ICs based on iterative learning control," in Proc. IEEE APEC, Mar. 2014, pp. 2860-2866.
35. F. Fiori, "Susceptibility of smart power ICs to radio frequency interference,"IEEE Trans. Power Electron., vol. 29, no. 6, pp. 2787-2797, Jun. 2014.
36. C. Tsai, C. Yang, and J. Wu, "A digitally controlled switching regulator with reduced conductive EMI spectra," IEEE Trans. Ind. Electron., vol. 60, no. 9, pp. 3938-3947, Sep. 2013.
37. Y. Zhang and J. N. Burghartz, "Compact, infinite input resistance, wide receiving range high-to-low voltage receiver circuits based on novel one- DMOS-FET linear level-shifting," in Proc. IEEE SCD, Dresden, Germany, Sep. 2011, pp. 1-4.
38. Y. Zhang, C. Scherjon, and J. N. Burghartz, "Smart power gates array for cost-aware single-chip integration of industrial applications," in Proc. IEEE PRIME, Aachen, Germany, 2012, pp. 1-4.
39. D. Marche and Y. Savaria, "Modeling R-2R segmented-ladder DACs,"IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 1, pp. 31-43, Jan. 2010.
40. B. J. Baliga, "An overview of smart power technology," IEEE Trans. Electron Devices, vol. 38, no. 7, pp. 1568-1575, Jul. 1991.
41. E. Canuto and W. Bravo, "Hierarchical digital control of a proportional electro-hydraulic valve," in Proc. IEEE ICMA, Aug. 2013, pp. 1015-1020.
42. B. Cai, Y. Liu, A. Abulimiti et al., "Optimal design based on dynamic characteristics and experimental implementation of submersible electromagnetic actuators," J. Mech. Eng., vol. 59, no. 7/8, pp. 473-482, May 2013.
43. L. Chu, Y. Hou, M. Liu, and M. Ehsani, "Study on the dynamic characteristics of pneumatic ABS solenoid valve for commercial vehicle," in Proc. IEEE VPPC, Sep. 2007, pp. 641-644.