A translinear, log-domain FPAA on standard CMOS technology

IEEE Journal of Solid-State Circuits

Volumn 47, Issue 2, 2012, Pages 490-503

  Fernández, Daniel ^a   Martínez Alvarado, Luís ^b   Madrenas, Jordi ^c  

^a Baolab Microsystems SL   (Spain)

^b Mexicali Institute of Technology   (Mexico)

^c UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Analog signal processing; CMOS; field programmable analog array (FPAA); log domain; low power; reconfigurable circuits; translinear

Indexed keywords

ANALOG SIGNAL PROCESSING; CMOS; FIELD PROGRAMMABLE ANALOG ARRAYS; LOG-DOMAIN; LOW POWER; RECONFIGURABLE CIRCUITS; TRANSLINEAR;

CMOS INTEGRATED CIRCUITS; SIGNAL PROCESSING;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 84856477056     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2170597     Document Type: Article

References (33)

1. E. Lee and P. Gulak, "A CMOS field-programmable analog array," IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 1860-1867, Dec. 1991.Lcf0
2. "Programmable System-on-Chip." [Online]. Available: http://www. cypress.com/?id=1353
3. "Dynamically Programmable Analog Signal Processing." [Online]. Available: http://www.anadigm.com
4. "SmartFusion Mixed-Signal FPGAs." [Online]. Available: http://www.actel.com/products/SmartFusion/default.aspx
5. H. Kutuk and S.-M. Kang, "A field-programmable analog array (FPAA) using switched-capacitor techniques," in Proc. IEEE ISCAS , 1996, vol. 4, pp. 41-44.
6. S. Koneru, E. Lee, and C. Chu, "A flexible 2-D switched-capacitor FPAA architecture and its mapping algorithm," in Proc. 42nd Midwest Symp. Circuits Syst., E. Lee, Ed., 1999, vol. 1, pp. 296-299, vol. 1.
7. A. Bratt, "Motorola field programmable analogue arrays, present hardware and future trends," in IEE Half-Day Colloq. Evolvable Hardware Syst. Dig., 1998, pp. 1/1-1/5.
8. S. Chang, B. Hayes-Gill, and C. Paull, "Multi-function block for a switched current field programmable analogue array," in Proc. IEEE 39th Midwest Symp. Circuits Syst., B. Hayes-Gill, Ed., 1996, vol. 1, pp. 158-161, vol. 1.
9. D. Vallancourt and Y. Tsividis, "Timing-controlled fully programmable analogue signal processors using switched continuous-time filters," IEEE Trans. Circuits Syst., vol. 35, no. 8, pp. 947-954, Aug. 1988.
10. K. Papathanasiou and A. Hamilton, "Novel Palmo analogue signal processing IC design techniques," in IEE 3rd One-Day Colloq. Analog Signal Process. Dig., 1996, pp. 5/1-5/6.
11. C. Looby and C. Lyden, "Op-amp based CMOS field-programmable analogue array," Proc. Inst. Elect. Eng.-Circuits, Devices Syst., vol. 147, no. 2, pp. 93-99, 2000.
12. E. Lee and P. Gulak, "A transconductor-based field-programmable analog array," in IEEE ISSCC Dig. Tech. Papers, 1995, vol. 366, pp. 198-199.
13. B. Pankiewicz, M. Wojcikowski, S. Szczepanski, and Y. Sun, "A field programmable analog array for CMOS continuous-time OTA-C filter applications," IEEE J. Solid-State Circuits, vol. 37, no. 2, pp. 125-136, Feb. 2002.
14. J. Becker, F. Henrici, S. Trendelenburg, M. Ortmanns, and Y. Manoli, "A field-programmable analog array of 55 digitally tunable OTAs in a hexagonal lattice," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2759-2768, Dec. 2008.
15. V. Gaudet and P. Gulak, "CMOS implementation of a current conveyor- based field-programmable analog array," in 31st Asilomar Signals, Syst. Comput. Conf. Rec., 1997, vol. 2, pp. 1156-1159, vol. 2.
16. C. Premont, R. Grisel, N. Abouchi, and J.-P. Chante, "Current- conveyor based field programmable analog array," in Proc. IEEE 39th Midwest Symp. Circuits Syst., R. Grisel, Ed., 1996, vol. 1, pp. 155-157, vol. 1.
17. D. Abramson, J. Gray, S. Subramanian, and P. Hasler, "A field-programmable analog array using translinear elements," in Proc. 5th Int. Workshop System-on-Chip for Real-Time Applicat., J. Gray, Ed., 2005, pp. 425-428.
18. C. R. Schlottmann, D. Abramson, and P. E. Hasler, "A MITE-based translinear FPAA," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., accepted for publication.
19. A. Basu, S. Brink, C. Schlottmann, S. Ramakrishnan, C. Petre, S. Koziol, F. Baskaya, C. Twigg, and P. Hasler, "A floating-gate-based field-programmable analog array," IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1781-1794, Sep. 2010.
20. G. Cowan, R. Melville, and Y. Tsividis, "A VLSI analog computer/digital computer accelerator," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 42-53, Jan. 2006.
21. B. A. Minch, "Analysis and synthesis of static translinear circuits," Sch. Electr. Comput. Eng. Cornell Univ., Ithaca, NY, 2000, Tech. Rep..
22. R. J. Wiegerink, Analysis and Synthesis of MOS Translinear Circuits. Berlin, Germany: Springer, 1993.
23. D. Fernández and J. Madrenas, "A MOSFET-based wide-dynamicrange translinear element," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 11, pp. 1124-1128, Nov. 2008.
24. D. Fernández, J. Madrenas, D. Kapusta, and P. Michalik, "Exponentialenhanced characteristic of MOS transistors and its application to logdomain circuits," in Proc. IEEE ISCAS, 2008, pp. 2334-2337.
25. D. Fernández, J. Madrenas, P. Michalik, and D. Kapusta, "A reconfigurable translinear cell architecture for CMOS field-programmable analog arrays," in Proc. 15th IEEE Int. Conf. Electron., Circuits Syst., 2008, pp. 1034-1037.
26. L. Martinez-Alvarado, J. Madrenas, and D. Fernandez, "Translinear signal processing circuits in standard CMOS FPAA," in Proc. 16th IEEE Int. Conf. Electron., Circuits Syst., 2009, pp. 715-718.
27. E. Vittoz and J. Fellrath, "CMOS analog integrated circuits based on weak inversion operations," IEEE J. Solid-State Circuits, vol. SSC-12, no. 3, pp. 224-231, Mar. 1977.
28. C. C. Enz and E. A.Vittoz, Charge-BasedMOS Transistor Modeling. New York: Wiley, 2006.
29. M. Punzenberger and C. Enz, "A new 1.2 V BiCMOS log-domain integrator for companding current-mode filters," in Proc. IEEE ISCAS, 1996, vol. 1, pp. 125-128, vol. 1.
30. C. Toumazou, F. Lidgey, and C. Makris, "Extending voltage-mode op amps to current-mode performance," Proc. Inst. Elect. Eng.-Circuits, Devices Syst., vol. 137, no. 2, pp. 116-130, 1990.
31. R. A. Blauschild, "Differential Amplifier CircuitWith Rail-to-Rail Capability," U.S. 4 532 479, Jul. 30, 1985.
32. R. Hogervorst, J. Tero, R. Eschauzier, and J. Huijsing, "A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries," IEEE J. Solid-State Circuits, vol. 29, no. 12, pp. 1505-1513, Dec. 1994.
33. J. Mulder, M. Kouwenhoven, W. Serdijn, A. Van Der Woerd, and A. Van Roermund, "Nonlinear analysis of noise in static and dynamic translinear circuits," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 3, pp. 266-278, Mar. 1999.