A trace-driven approach for fast and accurate simulation of manycore architectures

20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015

Volumn , Issue , 2015, Pages 707-712

  Butko, Anastasiia ^a   Garibotti, Rafael ^a   Ost, Luciano ^a   Lapotre, Vianney ^a   Gamatie, Abdoulaye ^a   Sassatelli, Gilles ^a   Adeniyi Jones, Chris ^b  

^a LIRMM   (France)

^b ARM LTD   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; PROGRAM DEBUGGING;

ARCHITECTURE DESCRIPTION; DESIGN SPACE EXPLORATION; FAST AND ACCURATE SIMULATIONS; MANY-CORE ARCHITECTURE; MANYCORE SYSTEMS; SIMULATION TIME; TRACE DRIVEN SIMULATION;

ARCHITECTURE;

EID: 84926429805     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2015.7059093     Document Type: Conference Paper

References (17)

1. J. Yi and D. Lilja, "Simulation of computer architectures: simulators, benchmarks, methodologies, and recommendations," IEEE Transactions on Computers, vol. 55, no. 3, pp. 268-280, 2006.
2. "Gem5's memory system," http://www.m5sim.org, 2013.
3. A. Butko, R. Garibotti, L. Ost, and G. Sassatelli, "Accuracy evaluation of gem5 simulator system," in 7th Int'l Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2012, pp. 1-7.
4. "Open virtual platforms," http://www.ovpworld.org/, 2013.
5. QEMU, "Qemu open source processor emulator," http://wiki.qemu.org/Main Page, 2013.
6. D. Sanchez and C. Kozyrakis, "Zsim: fast and accurate microarchitectural simulation of thousand-core systems," in Proceedings of the 40th Annual International Symposium on Computer Architecture, ser. ISCA '13. New York, NY, USA: ACM, 2013, pp. 475-486. [Online]. Available: http://doi.acm.org/10.1145/2485922.2485963
7. S. Stattelmann, S. Ottlik, A. Viehl, O. Bringmann, and W. Rosenstiel, "Combining instruction set simulation and wcet analysis for embedded software performance estimation," in Industrial Embedded Systems (SIES), 2012 7th IEEE International Symposium on, 2012, pp. 295-298.
8. J. Chen, M. Annavaram, and M. Dubois, "Slacksim: a platform for parallel simulations of cmps on cmps," SIGARCH Comput. Archit. News, vol. 37, no. 2, pp. 20-29, Jul. 2009. [Online]. Available: http://doi.acm.org/10.1145/1577129.1577134
9. J. Miller, H. Kasture, G. Kurian, C. Gruenwald, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal, "Graphite: A distributed parallel simulator for multicores," in High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on, 2010, pp. 1-12.
10. S. Abdi, G. Schirner, Y. Hwang, D. Gajski, and L. Yu, "Automatic tlm generation for early validation of multicore systems," Design Test of Computers, IEEE, vol. 28, no. 3, pp. 10-19, 2011.
11. A. Rico, A. Duran, F. Cabarcas, Y. Etsion, A. Ramirez, and M. Valero, "Trace-driven simulation of multithreaded applications," in Performance Analysis of Systems and Software (ISPASS), 2011 IEEE International Symposium on, 2011, pp. 87-96.
12. S. Cho, S. Demetriades, S. Evans, L. Jin, H. Lee, K. Lee, and M. Moeng, "Tpts: A novel framework for very fast manycore processor architecture simulation," in Int'l Conf. on Parallel Processing (ICPP), 2008, pp. 446-453.
13. P. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner, "Simics: A full system simulation platform," Computer, vol. 35, no. 2, pp. 50-58, 2002.
14. C. Minkenberg and G. Rodriguez, "Trace-driven co-simulation of highperformance computing systems using omnet++," in 2nd Int'l Confer-ence on Simulation Tools and Techniques, 2009, pp. 65:1-65:8.
15. J. Hestness, B. Grot, and S. W. Keckler, "Netrace: Dependency-driven trace-based network-on-chip simulation," in Proceedings of the Third International Workshop on Network on Chip Architectures, ser. NoCArc '10. New York, NY, USA: ACM, 2010, pp. 31-36. [Online]. Available: http://doi.acm.org/10.1145/1921249.1921258
16. R. A. Uhlig, "Trap-driven Memory Simulation," Ph.D. dissertation, University of Michigan, 1995.
17. S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta, "The splash-2 programs: characterization and methodological considerations," in Com-puter Architecture, 1995. Proceedings., 22nd Annual International Sym-posium on, 1995, pp. 24-36.