Security enhancement of cloud servers with a redundancy-based fault-tolerant cache structure

Future Generation Computer Systems

Volumn 52, Issue , 2015, Pages 147-155

  Dai, Hongjun ^a   Zhao, Shulin ^a   Zhang, Jiutian ^a   Qiu, Meikang ^b   Tao, Lixin ^b  

^a SHANDONG UNIVERSITY   (China)

^b PACE UNIVERSITY   (United States)

Author keywords

Cache coherence; Chip multiprocessor; Cloud server; Fault tolerance; Redundancy based cache structure; Security enhancement

Indexed keywords

ADAPTIVE SYSTEMS; CACHE MEMORY; ERROR CORRECTION; FAULT TOLERANCE; MOBILE SECURITY; MULTIPROCESSING SYSTEMS; REDUNDANCY;

CACHE COHERENCE; CACHE STRUCTURE; CHIP MULTIPROCESSOR; CLOUD SERVERS; SECURITY ENHANCEMENTS;

MICROPROCESSOR CHIPS;

EID: 84926159255     PISSN: 0167739X     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.future.2015.03.001     Document Type: Article

References (29)

1. J. Cao, K. Li, and I. Stojmenovic Optimal power allocation and load distribution for multiple heterogeneous multicore server processors across clouds and data centers IEEE Trans. Comput. 63 1 2014 45 58
2. Y. Wang, A. Nicolau, R. Cammarota, A. Veidenbaum, A fault tolerant self-scheduling scheme for parallel loops on shared memory systems, in: 2012 19th International Conference on High Performance Computing, HiPC, 2012, pp. 1-10.
3. S. Wang, J. Hu, and S. Ziavras On the characterization and optimization of on-chip cache reliability against soft errors IEEE Trans. Comput. 58 9 2009 1171 1184
4. W. Zhang Replication cache: a small fully associative cache to improve data cache reliability IEEE Trans. Comput. 54 12 2005 1547 1555
5. M. Manoochehri, M. Annavaram, and M. Dubois Extremely low cost error protection with correctable parity protected cache IEEE Trans. Comput. 63 10 2014 2431 2444
6. M. Manoochehri, M. Annavaram, M. Dubois, CPPC: correctable parity protected cache, in: Proceedings of the 8th Annual International Symposium on Computer Architecture, ISCA, 2011, pp. 223-234.
7. A. Alameldeen, I. Wagner, Z. Chishti, W. Wu, C. Wilkerson, S. Lu, Energy-efficient cache design using variable-strength error-correcting codes, in: Proceedings of the 38th Annual International Symposium on Computer Architecture, ISCA, 2011, pp. 461-471.
8. K. Bhattacharya, N. Ranganathan, and S. Kim A framework for correction of multi-bit soft errors in l2 caches based on redundancy IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 17 2 2009 194 206
9. H. Sun, N. Zheng, and T. Zhang Leveraging access locality for the efficient use of multibit error-correcting codes in l2 cache IEEE Trans. Comput. 58 10 2009 1297 1306
10. D. Hackenberg, D. Molka, W. Nagel, Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems, in: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-42, 2009, pp. 413-422.
11. M. Dubois, and F. Briggs Effects of cache coherency in multiprocessors IEEE Trans. Comput. C-31 11 1982 1083 1099
12. P. Sweazey, VLSI support for copyback caching protocols on Futurebus, in: Proceedings of the 1988 IEEE International Conference on Computer Design, ICCD, 1988, pp. 240-246.
13. M. Maghsoudloo, and H.R. Zarandi Reliability improvement in private non-uniform cache architecture using two enhanced structures for coherence protocols and replacement policies Microprocess. Microsyst. 38 6 2014 552 564
14. K. Bhattacharya, S. Kim, N. Ranganathan, Improving the reliability of on-chip l2 cache using redundancy, in: Proceedings of the 25th International Conference on Computer Design, ICCD, 2007, pp. 224-229.
15. M. Islam, S. Ali, Improved charge shared scheme for low-energy match line sensing in ternary content addressable memory, in: Proceedings of the 2014 IEEE International Symposium on Circuits and Systems, ISCAS, 2014, pp. 2748-2751.
16. R. Ubal, J. Sahuquillo, S. Petit, P. Lopez, Multi2Sim: a simulation framework to evaluate multicore-multithreaded processors, in: Proceedings of 19th International Symposium on Computer Architecture and High Performance Computing, SBAC-PAD 2007, 2007, pp. 62-68.
17. S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta The SPLASH-2 programs: characterization and methodological considerations ACM SIGARCH Computer Architecture News, Vol. 23 1995 ACM 24 36
18. C. Bienia, S. Kumar, J. Singh, and K. Li The PARSEC benchmark suite: characterization and architectural implications Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques 2008 ACM 72 81
19. N. Muralimanohar, R. Balasubramonian, N. Jouppi, CACTI 6.0: a tool to understand large caches, HP Research Report.
20. M. Qureshi, Z. Chishti, Operating SECDED-based caches at ultra-low voltage with FLAIR, in: Proceedings of the 43rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks, DSN, 2013, pp. 1-11.
21. P. Lala, A single error correcting and double error detecting coding scheme for computer memory systems, in: Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2003, pp. 235-241.
22. L. Hung, H. Irie, M. Goshima, S. Sakai, Utilization of SECDED for soft error and variation-induced defect tolerance in caches, in: Proceedings of the Design, Automation Test in Europe Conference Exhibition, DATE, 2007, pp. 1-6.
23. J. Kim, H. Yang, M. Mccartney, M. Bhargava, K. Mai, B. Falsafi, Building fast, dense, low-power caches using erasure-based inline multi-bit ECC, in: Proceedings of the IEEE 19th Pacific Rim International Symposium on Dependable Computing, PRDC, 2013, pp. 98-107.
24. K. Malkowski, P. Raghavan, M. Kandemir, Analyzing the soft error resilience of linear solvers on multicore multiprocessors, in: Proceedings of the IEEE International Symposium on Parallel Distributed Processing, IPDPS, 2010, pp. 1-12.
25. J. Kim, N. Hardavellas, K. Mai, B. Falsafi, and J. Hoe Multi-bit error tolerant caches using two-dimensional error coding Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-40, MICRO 40 2007 IEEE Computer Society Washington, DC, USA 197 209
26. M. Zhu, L. Xiao, S. Li, Y. Zhang, Efficient two-dimensional error codes for multiple bit upsets mitigation in memory, in: Proceedings of the IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems, DFT, 2010, pp. 129-135.
27. A. Chakraborty, H. Homayoun, A. Khajeh, N. Dutt, A. Eltawil, and F. Kurdahi E < MC2: Less energy through multi-copy cache Proceedings of the 2010 International Conference on Compilers, Architectures and Synthesis for Embedded Systems CASES'10 2010 ACM New York, NY, USA 237 246
28. C.-K. Koh, W.-F. Wong, Y. Chen, and H. Li Tolerating process variations in large, set-associative caches: the buddy cache ACM Trans. Archit. Code Optim. 6 2 2009 1 34
29. C.-K. Koh, W.-F. Wong, Y. Chen, H. Li, The salvage cache: a fault-tolerant cache architecture for next-generation memory technologies, in: IEEE International Conference on Computer Design, 2009. ICCD 2009, 2009, pp. 268-274.