The Blacklisting Memory Scheduler: Achieving high performance and fairness at low cost

2014 32nd IEEE International Conference on Computer Design, ICCD 2014

Volumn , Issue , 2014, Pages 8-15

  Subramanian, Lavanya ^a   Lee, Donghyuk ^a   Seshadri, Vivek ^a   Rastogi, Harsha ^a   Mutlu, Onur ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COSTS;

DEVELOPED APPLICATIONS; LOW COSTS; MAIN MEMORY; MEMORY ACCESS; MULTI-CORE SYSTEMS; RANK ORDER; STATE OF THE ART;

SCHEDULING;

EID: 84919616989     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2014.6974655     Document Type: Conference Paper

References (38)

1. NAS Parallel Benchmark Suite, http://www.nas.nasa.gov/publications Inpb.html.
2. SPEC CPU2006, http://www.spec.org/spec2006.
3. R. Ausavarungnirun et al. , "Staged Memory Scheduling: Achieving high performance and scalability in heterogeneous systems, " in ISCA , 20 12.
4. K. Chang, R. Ausavarungnirun, C. Fallin, and O. Mutlu, "HAT: Heterogeneous adaptive throttling for on-chip networks, " in SBAC-PAD, 2012.
5. R. Das et al. , "Application-To-core mappin policies to reduce memory system interference in multi-core systems,' In HPCA , 2014.
6. R. Das, O. Mutlu, T. Moscibroda, and C. Das, "Application-Aware prioritization mechanisms for on-chip networks, " in MICRO, 2009 .
7. E. Ebrahimi, C. J. Lee, O. Mutlu, and Y. N. Patt, "Fairness via Source Throttling: A configurable and high-performance fairness substrate for multi-core memory systems, " in ASPLOS, 20 10.
8. E. Ebrahimi et al. , "Parallel application memory scheduling, " in MICRO, 201 1 .
9. S. Eyerman and L. Eeckhout, "System-level performance metrics for muluprogram workloads, " IEEE Micro, no. 3, 2008.
10. S. Ghose, H. Lee, and J. F. Martinez, "Improving memory scheduling via processor-side load criticality informauon, " in ISCA , 20 1 3 .
11. JEDEC Standard N o. 79-3. DDR3 SDRAM STANDARD 20 10.
12. JEDEC, "Standard No. 79-4. DDR4 SDRAM STANDARD, " 20 12.
13. M. K. Jeong et al. , "Balancing DRAM locality and parallelism in shared memory CMP systems, " in HPCA , 20 12.
14. D. Kaseridis, J. Stuecheli, and L. K. John, "Minimalist open-page: A DRAM page-mode scheduling policy for the many-core era, " in MICRO, 201 1 .
15. Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter, "ATLAS: A scalable and hih-performance scheduling algorithm for multiple memory controllers,' in HPCA, 2010.
16. Y. Kim, M. Papamichael, O. Mutlu, and M. Harchol-Balter, "Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior, " in MICRO, 20 10.
17. Y. Kim et al. , "A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM, " in ISCA , 20 12.
18. [l8] D. Lee et al. , "Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture, " in HPCA , 20 1 3 .
19. L. Liu e t aI. , "A software memory partition approach for eliminating bank-level interference in multicore systems, " In PA CT, 20 12.
20. C. K. Luk e t al. , "Pin: Building customized program analysis tools with dynamic instrumentation, " in PLDI, 2005.
21. K. Luo, J. Gummaraju, and M. Franklin, "Balancing thoughput and fairness in SMT processors, " in ISPASS, 200 1 .
22. Micron, "Veri log: DDR3 SDRAM Verilog model.
23. Micron, "2Gb: X4, x8, x16, DDR3 SDRAM, " 20 12.
24. T. Moscibroda and O. Mutlu, "Memory performance attacks: Denial of memory service in multi-core systems, " in USENIX Security, 2007 .
25. S. P. Muralidhara et al. , "Reducing memory interference in multicore systems via application-Aware memory channel partitioning, " in MICRO, 201 1 .
26. O. Mutlu and T. Moscibroda, "Stall-Time fair memory access scheduling for chip mUltiprocessors, " in MICRO, 2007.
27. O. Mutlu and T. Moscibroda, "Parallelism-Aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems, " in ISCA , 2008.
28. K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith, "Fair queuing memory systems, " In MICRO, 2006.
29. G. Nychis, C. Fallin, T. Moscibroda, and O. Mutlu, "On-chip networks from a networking perspective: Congestion and scalability in many-core interconnects, " in SIGCOMM, 20 12.
30. S. Rixner et al. , "Memory access scheduling, " in ISCA , 2000.
31. P. Rosenfeld, E. Cooper-Balis, and B. Jacob, "DRAMSim2: A cycle accurate memory system simulator, " IEEE CAL, January 201 1 .
32. A. Snavely and D. M. Tullsen, "Symbiotic jobscheduling for a simultaneous multithreaded processor, " In ASPLOS, 2000.
33. L. Subramanian et al. , "MISE: Providing performance predictability and improving fairness in shared main memory systems, " in HPCA, 20 1 3 .
34. L. Tang et al. , "The imract o f memory subsystem resource sharing on datacenter applications,' in ISCA , 20 1 1 .
35. H. Vandierendonck and A. Seznec, "Fairness metrics for multi-Threaded processors, " IEEE CAL, February 20 1 1 .
36. Q. Zhu et al. , "A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing, " in 3DIC, 20 1 3 .
37. S. Zhuravlev, S. Blagodurov, and A. Fedorova, "Addressing shared resource contention in multi core processors via scheduling, " In ASPLOS, 2010.
38. W. K. Zuravleff and T. Robinson, "Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order, " Patent 5630096, 1 997.