An enhanced and embedded GNU radio flow

Conference Digest - 24th International Conference on Field Programmable Logic and Applications, FPL 2014

Volumn , Issue , 2014, Pages

  Marlow, Ryan ^a   Dobson, Chris ^a   Athanas, Peter ^a  

^a Virginia Polytechnic Institute and State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; COMPUTATION THEORY; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); RADIO; RADIO RECEIVERS; SOFTWARE RADIO;

COMPUTATIONAL ADVANTAGES; EMBEDDED PLATFORMS; FPGA ARCHITECTURES; HOST COMPUTERS; OPEN SOURCES; PARAMETERIZED; PROCESSING CAPABILITY; SOFTWARE-DEFINED RADIOS;

OPEN SOURCE SOFTWARE;

EID: 84911058874     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2014.6927427     Document Type: Conference Paper

References (14)

1. E. Blossom. (2013) Gnu radio. [Online]. Available: http://gnuradio.org
2. C. Irick, "Enhancing gnu radio for hardware accelerated radio design, " Master's thesis, Virginia Polytechnic Institute and State University, Blacksburg, VA, 2010.
3. R. Stroop, "Enhancing gnu radio for run-time assembly of fpga-based accelerators, " Master's thesis, Virginia Polytechnic Institute and State University, Blacksburg, VA, 2012.
4. W. A. Najjar, W. Bohm, B. A. Draper, J. Hammes, R. Rinker, J. R. Beveridge, M. Chawathe, and C. Ross, "High-level language abstraction for reconfigurable computing, " Computer, vol. 36, no. 8, pp. 63-69, 2003.
5. A. Love, W. Zha, and P. Athanas, "In pursuit of instant gratification for fpga design, " in Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on, Sept 2013, pp. 1-8.
6. "Zynq-7000 all programmable soc overview ds190 (v1.2), " Xilinx, San Jose, CA.
7. B. E. Nelson, M. J. Wirthlin, B. L. Hutchings, P. M. Athanas, and S. Bohner, "Design productivity for configurable computing, ersa 08: Proceedings of the international conference on engineering of reconfigurable systems and algorithms, " 2008, pp. 57-66.
8. D. Dye, "partial reconfiguration of xilinx FPGAs using ISE design suite, " White Paper, 2012.
9. C. Mulpuri and S. Hauck, "Runtime and quality tradeoffs in fpga placement and routing, " in Proceedings of the 2001 ACM/SIGDA Ninth International Symposium on Field Programmable Gate Arrays, ser. FPGA '01. New York, NY, USA: ACM, 2001, pp. 29-36. [Online]. Available: http://doi.acm.org/10.1145/360276.360294
10. F. Vahid, G. Stitt, and R. Lysecky, "Warp processing: Dynamic translation of binaries to fpga circuits, " Computer, vol. 41, no. 7, pp. 40-46, July 2008.
11. C. Lavin, M. Padilla, J. Lamprecht, P. Lundrigan, B. Nelson, and B. Hutchings, "Hmflow: Accelerating fpga compilation with hard macros for rapid prototyping, " in Field-Programmable Custom Computing Machines (FCCM), 2011 IEEE 19th Annual International Symposium on, May 2011, pp. 117-124.
12. N. Steiner. (2014) Tools for open reconfigurable computing. [Online]. Available: http://torc-isi.sourceforge.net/index.php
13. J. I. B. Hillawi and K. R., "Edif - an overview, " Computer- Aided Engineering Journal, vol. 3, no. 3, pp. 102-107, Jun. 1986.
14. J. Corgan and U. Intro. (2013) http://gnuradio.org/redmine/projects/gnuradio/wiki/usrpfaqintro.