Wave-based multi-valued computation framework

Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2014

Volumn , Issue , 2014, Pages 171-176

  Khasanvis, Santosh ^a   Rahman, Mostafizur ^a   Rajapandian, Sankara Narayanan ^a,b   Moritz, Csaba Andras ^a  

^a University of Massachusetts   (United States)

^b NVIDIA   (United States)

Author keywords

Multi valued computation; Spin waves; Wave computation; Wave interference functions

Indexed keywords

ADDERS; CMOS INTEGRATED CIRCUITS; NANOTECHNOLOGY; SPIN WAVES; WAVE INTERFERENCE;

BETTER PERFORMANCE; DATA REPRESENTATIONS; INFORMATION ENCODING; INTEGRATED CIRCUITS (ICS); INTERFERENCE FUNCTIONS; MAJORITY FUNCTIONS; MULTI-VALUED; WAVE SUPERPOSITION;

BOOLEAN FUNCTIONS;

EID: 84906739764     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NANOARCH.2014.6880494     Document Type: Conference Paper

References (16)

1. P. Shabadi, S. N. Rajapandian, S. Khasanvis, and C. A. Moritz, " Design of spin wave ifinctions-based logic circuits," SPIN, vol.2, no. 3, Article 1240006, World Scientific Publishing Company, 2012.
2. A. Khitun, M. Bao, and K. L. Wang, "Spin wave magnetic nanofabric: A new approach to spin-based logic circuitry,' IEEE Transactions on Magnetics, vol.44, no. 9, pp.2141-2152, Sept. 2008.
3. M. Covington, T. M. Crawford, and G. J. Parker, "Time-resolved measurement of propagating spin waves in ferromagnetic thin films, " Phys. Rev. Lett., vol. 89, pp. 2372021 2372024, 2002.
4. D.M. Miller, Thornton M.A. Multiple valued logic: Concepts and representations. Synthesis Lectures on Digital Circuits and Systems Series, Morgan & Claypool, 2008.
5. C. M. Allen, and D. D. Givone, "A minimization technique for multiple-valued logic systems, " IEEE Transactions on Computers, vol. C-17, no. 2,pp. 182- 184,Feb. 1968.
6. S. P. Onne weer, and H. G. Kerkhoff, " High-radix current-mode CMOS circuits based on the truncated-difference operator," In Proc. 17th ISMVL,pp. 188- 195, 1987.
7. T. Temel, and A. Morgul, " Implementation of multi-valued logic, simultaneous literal operations with fall CMOS current-mode threshold circuits," Electronics Letters 38,4, pp. 160 161, Feb. 2002.
8. T. Temel, and A. Morgul, "Implementation of multi-valued logic gates using fall current-mode CMOS circuits, " Analog Integrated Circuits and Signal Processing 39, 191- 204, 2004.
9. P. Shabadi, A. Khitun, K. Wong, P. K. Amiri, K. L. Wang, and C. A. Moritz, "Spin wave ifinctions nanofabric update," in proc. of 2011 IEEE ACM International Symposium on Nanoscale Architectures (NANOARCH), pp.107-1 13, 8-9 June 2011.
10. T. Schneider, A. A. Serga, B. Leven, B. Hillebrands, R. L. Stamps, and M. P. Kostylev, " Realization of Spin Logic Gates," Applied Physics Letters 92,022505,2008.
11. P. P. Tirumalai, and J. T. Butler, " Prime and non-prime implicants in the minimization of multiple-valued logic ifinctions," in proceedings of Nineteenth International Symposium on Multiple-Valued Logic (1989), pp.272-279, 29-31 May 1989.
12. J. Yunjian, and R. K. Brayton, "Don't cares and multi-valued logic network minimization, " in proceedings of IEEE ACM International Conference on Computer Aided Design, (ICCAD-2000), pp.520-525, 5-9 Nov. 2000.
13. Z. G. Vranesic, E. S. Lee, and K. C. Smith, "A many-valued slgebra for switching systems, " IEEE Transactions on Computers, vol.C-19, no.10, pp.9&l-97l, Oct. 1970.
14. P. Shabadi, A. Khitun, P. Narayanan, M. Bao, I. Koren, K. L. Wang, and C. A. Moritz, " Towards logic ifinctions as the device," in proceedings of 2010 IEEE ACM International Symposium on Nanoscale Architectures (NANOARCH), pp.11-16, 17-18 June 2010.
15. S. Rakheja, A. Naeemi, and J. D. Meindl, " Physical limitations on delay and energy dissipation of interconnects for post-CMOS devices," in proceedings of 2010 International Interconnect Technology Conference (IITC), pp. 1-3, 6-9 June 2010.
16. P. Shabadi and C. A. Moritz, "Post-CMOS hybrid spin-charge nanofabrics, " in proceedings of 2011 11th I EEE Conference on Nanotechnology (IEEE-NANO), pp.1399-1402, 15-18 Aug.2011.