Implementation of multi-valued logic gates using full current-mode CMOS circuits

Analog Integrated Circuits and Signal Processing

Volumn 39, Issue 2, 2004, Pages 191-204

  Temel, Turgay ^a,b   Morgul, Avni ^a  

^a BOGAZICI UNIVERSITY   (Turkey)

^b UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

Current mode CMOS design; Higher radix full adder; Multi valued logic

Indexed keywords

CAPACITANCE; CHARGE COUPLED DEVICES; ELECTRIC POTENTIAL; FUNCTIONS; MATHEMATICAL MODELS; NETWORKS (CIRCUITS); POWER SUPPLY CIRCUITS; SIGNAL PROCESSING; TRANSISTORS;

CIRCUIT DESIGN; CURRENT-MODE CMOS DESIGN; HIGHER-RADIX FULL ADDER; MULTI-VALUED LOGIC;

CMOS INTEGRATED CIRCUITS;

EID: 3543105429     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1023/B:ALOG.0000024066.66847.89     Document Type: Conference Paper

References (23)

1. K.W. Current, "Current-mode CMOS multiple valued logic circuits." IEEE J. Solid-State Circuits, vol. 29, no. 2, pp. 95-107, 1994.
2. M. Kameyama, T. Sekibe, and T. Higuchi, "Highly parallel residue arithmetic chip based on multiple-valued bidirectional current-mode logic." IEEE J. Solid State Circuits, vol. 24, no. 5, pp. 1404-1411, 1989.
3. S. Kawahito, M. Kameyama, T. Higuchi, and H. Yamada, "A 32 × 32-bit multiplier using multiple-valued MOS current-mode circuits." IEEE J. Solid State Circuits, vol. 23, no. 1, pp. 124-132, 1988.
4. 2L technology." IEEE Trans. Comput., vol. C-30, pp. 653-661, 1981.
5. T.T. Dao and E.J. McCluskey, "Multivalued integrated injection logic.'' IEEE Trans. Comput., vol. C-26, no. 12, 1977.
6. H.G. Kerkhoff and M.L. Tervoert, "Multiple-valued logic charge-coupled devices." IEEE Trans. Comp., vol. C-30, no. 9, pp. 644-652, 1981.
7. A.K. Jain, R.J. Bolton, and M.H. Abd-El Barr, "CMOS multiple-valued logic design, Part I and II." IEEE Trans. Circuits and Systems, vol. 40, no. 8, pp. 503-532, 1993.
8. D.A. Freitas and K.W. Current, "A CMOS current comparator circuit." Electron. Lett., vol. 19, no. 17, pp. 695-696, 1983.
9. S.P. Onneweer and H.G. Kerkhoff, "Current-mode CMOS high-radix circuits," in 16th ISMVL Conf. Proc., May 1986, pp. 60-69.
10. S.P. Onneweer and H.G. Kerkhoff, "High-radix current-mode circuits based on the truncated difference operator," in 17th ISMVL Conf. Proc., May 1987, pp. 188-195.
11. T. Hanyu and A. Mochzuki, "Design and evaluation of a multiple-valued arithmetic integrated circuit based on differential logic." IEE Proc. Circuits, Devices, Syst., vol. 143, pp. 331-336, 1996.
12. T. Temel and A. Morgul, "Implementation of multi-valued logic simultaneous literal operations with full CMOS current-mode threshold circuits." Electron Lett., vol. 38, no. 4, pp. 160-161, 2002.
13. T. Waho, K.J. Chen, and M. Yamamoto, "Resonant tunneling diode and HEMT logic circuits with-multiple thresholds and multilevel output." IEEE J. Solid State Circuits, vol. 33, no. 2, pp. 268-274, 1998.
14. I. Thoidis, D. Soudris, and I. Karafylidis, "Quaternary voltage-mode CMOS circuits for multiple-valued logic." IEE Proc. Circuits, Devices, Syst., vol. 145, no. 2, pp. 71-77, 1998.
15. T. Hanyu, Y. Kojima, and T. Higuchi, "A multiple valued logic array VLSI based on two-transistor delta literal circuit and its application to real-time reasoning systems," in 21th ISMVL Conf. Proc., May 1991, pp. 16-23.
16. S.Y. Su and A.A. Sarris, "The relationship between multi-valued switching algebra and Boolean algebra under different definitions of complement." IEEE Trans. Comput., vol. C-21, pp. 479-485, 1972.
17. C.M. Allen and D.D. Givone, "A minimization technique for multiple-valued logic systems." IEEE Trans. Comput., vol. C-17, pp. 182-184, 1968.
18. T. Yamakawa, "CMOS multi-valued circuits in hybrid-mode," in 15th ISMVL Conf. Proc., May 1985, pp. 144-151.
19. K.-Y. Toh, P.-K. Ko, and R.G. Meyer, "An engineering model for short-channel MOS devices." IEEE J. Solid State Circuits, vol. 23, no. 4, pp. 950-957, 1988.
20. M.J.M. Pelgrom, A.C.J. Duinmaier, and A.P.G. Welbers, "Mutching properties of MOS transistors." IEEE J. Solid State Circuits, vol. 24, no. 5, pp. 1433-1439, 1989.
21. T. S-Gotarredona and B. L-Barranco, "A new five-parameter MOS transistors mismatch model." IEEE Electron Devices Lett., vol. 21, no. 21, pp. 37-39, 2000.
22. A. Bellaour and M.I. Elmasry, Law-Power Digital VLSI Design. Kluwer Academic Publ., The Netherlands, 1995, Chap. 7.
23. K.W. Current, "Ternary static latch." Int. Journ. Electronics. vol. 88, pp. 53-58, 2001.