Explicit reservation of cache memory in a predictable, preemptive multitasking real-time system

Transactions on Embedded Computing Systems

Volumn 13, Issue 4 SPEC. ISSUE, 2014, Pages

  Whitham, Jack ^a   Audsley, Neil C ^a   Davis, Robert I ^a  

^a UNIVERSITY OF YORK   (United Kingdom)

Author keywords

Cache related preemption delay; Fixed priority scheduling; Real time systems; Schedulability analysis

Indexed keywords

CACHE MEMORY; MULTITASKING; INTERACTIVE COMPUTER SYSTEMS; REAL TIME SYSTEMS;

CACHE-RELATED PREEMPTION DELAY; FIXED PRIORITY SCHEDULING; HARD REAL-TIME SYSTEMS; HARDWARE PROTOTYPE; HIGH UTILIZATIONS; PREEMPTIVE MULTITASKING; SCHEDULABILITY ANALYSIS;

REAL TIME SYSTEMS; CACHE MEMORY;

EID: 84905965378     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/2523070     Document Type: Article

References (39)

1. Sebastian Altmeyer, Robert Davis, and Claire Maiza. 2011. Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems. In Proceedings of the IEEE 32nd Real-Time Systems Symposium (RTSS'11). IEEE Computer Society, Los Alamitos, CA, 261-271.
2. Sebastian Altmeyer, Robert I. Davis, and Claire Maiza. 2012. Improved cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems. Real-Time Syst. 48, 499-526.
3. Sebastian Altmeyer and ClaireMaiza. 2010. Cache-related preemption delay via useful cache blocks: Survey and redefinition. J. Syst. Arch. 57, 707-719.
4. A. Arnaud and I. Puaut. 2006. Dynamic Instruction Cache Locking in Hard Real-Time Systems. In Proceedings of the 14th International Conference on Real-Time and Network Systems (RTNS).
5. N. Audsley, A. Burns, M. Richardson, K. Tindell, and A. Wellings. 1993. Applying new scheduling theory to static priority pre-emptive scheduling. Softw. Engin. J. 8, 5, 284-292.
6. T. P. Baker. 1991. Stack-based scheduling of real-time processes. Real-Time Syst. 3, 1, 67-100.
7. Enrico Bini and Giorgio C. Buttazzo. 2005. Measuring the performance of schedulability tests. Real-Time Syst. 30, 1-2, 129-154.
8. Bluespec. 2013. About the Synthesizable Modeling Company. http://www.bluespec.com/about/index.htm.
9. Reinder J. Bril, Johan J. Lukkien, and Wim F. Verhaegh. 2009.Worst-case response time analysis of real-time tasks under fixed-priority scheduling with deferred preemption. Real-Time Syst. 42, 1-3, 63-119.
10. Alan Burns and Andy Wellings. 2009. Real-Time Systems and Programming Languages: Ada, Real-Time Java and C/Real-Time POSIX 4th Ed. Addison-Wesley Educational Publishers Inc.
11. J. V. Busquets-Mataix, J. J. Serrano, R. Ors, P. Gil, and A. Wellings. 1996. Adding instruction cache effect to schedulability analysis of preemptive real-time systems. In Proceedings of the 2nd IEEE Real-Time Technology and Applications Symposium (RTAS'96). IEEE Computer Society, LOS Alamitos, CA, 204-218.
12. A. Marti Campoy, A. Perles Ivars, and J. V. Busquets Mataix. 2002. Dynamic use of locking caches In Multitask, Preemptive Real-Time Systems. In Proceedings of the International Federation of Automatic Control.
13. Shannon Cepeda. 2009. What you need to know about prefetching. http://software.intel.com/en-us/blogs/2009/08/24/what-you-need-to-know-about- prefetching.
14. Robert Davis, Alan Burns, Reinder J. Bril, and Johan J. Lukkien. 2007. Controller area network (can) schedulability analysis: Refuted, revisited and revised. Real-Time Syst. 35, 3, 239-272.
15. R. Davis, A. Zabos, and A. Burns. 2008. Efficient exact schedulability tests for fixed priority real-time systems. IEEE Trans. Comput. 57, 9, 1261-1276.
16. Digilent. 2013. Atlys Spartan-6 FPGA Development Board. http://www.digilentinc.com/ATLYS/.
17. Heiko Falk, Sascha Plazar, and Henrik Theiling. 2007. Compile-time decided instruction cache locking using worst-case execution paths. In Proceedings of the 5th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'07). ACM, New York, NY, 143-148.
18. Jan Gustafsson, Adam Betts, Andreas Ermedahl, and Björn Lisper. 2010. The Mälardalen WCET benchmarks - Past, present and future. In Proceedings of the 10th Workshop on Worst-Case Execution Time Analysis.
19. Reinhold Heckmann, Marc Langenbach, Stephan Thesing, and Reinhard Wilhelm. 2003. The influence of processor architecture on the design and the results of WCET tools. Proc. IEEE 91, 7, 1038-1054.
20. John L. Hennessy and David A. Patterson. 2006. Computer Architecture, A Quantitative Approach. 4th Ed. Morgan, Kaufmann Publishers Inc., San Francisco, CA.
21. J. Herter, P. Backes, F. Haupenthal, and J. Reineke. 2011. CAMA: A predictable cache-aware memory allocator. In Proceedings of the 23rd Euromicro Conference on Real-Time Systems. 23-32.
22. Mark D. Hill. 1988. A Case for direct-mapped caches. Computer 21, 12, 25-40.
23. M. D. Hill and A. J. Smith. 1989. Evaluating associativity in CPU caches. IEEE Trans. Comput. 38, 12, 1612-1630.
24. David B. Kirk. 1989. SMART (Strategic Memory Allocation for Real-Time) cache design. In Proceedings of the IEEE Real-Time Systems Symposium. 229-237.
25. Chang-Gun Lee, Joosun Hahn, Yang-Min Seo, Sang Lyul Min, Rhan Ha, Seongsoo Hong, Chang Yun Park, Minsuk Lee, and Chong Sang Kim. 1998. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. IEEE Trans. Comput. 47, 6, 700-713.
26. Tiantian Liu, Minming Li, and Chun Jason Xue. 2012. Instruction cache locking for multi-task real-time embedded systems. Real-Time Syst. 48, 2, 166-197.
27. W. Lunniss, S. Altmeyer, and R. Davis. 2012. Optimising task layout to increase schedulability via reduced cache related pre-emption delays. In Proceedings of the 20th International Conference on Real-Time and Network Systems (RTNS).
28. Frank Mueller. 1995. Compiler support for software-based cache partitioning. In Proceedings of the ACM SIGPLAN 1995 Workshop on Languages, Compilers, & Tools for Real-Time Systems (LCTES'95). ACM, New York, NY, 125-133.
29. Peter Puschner. 2005. Experiments with WCET-oriented programming and the single-path architecture. In Proceedings of the Workshop on Object-Oriented Real-Time Dependable Systems.
30. Jan Staschulat, Simon Schliecker, and Rolf Ernst. 2005. Scheduling analysis of real-time systems with precise modeling of cache related preemption delay. In Proceedings of the 17th Euromicro Conference on Real-Time Systems (ECRTS'05). IEEE Computer Society, Los Alamitos, CA, 41-48.
31. Yudong Tan and VincentMooney. 2007. Timing analysis for preemptive multitasking real-time systems with caches. ACM Trans. Embed. Comput. Syst. 6, 1.
32. K. W. Tindell, A. Burns, and A. J. Wellings. 1994. An extendible approach for analyzing fixed priority hard real-time tasks. Real-Time Syst. 6, 2, 133-151.
33. John Tse and Alan Jay Smith. 1998. CPUcache prefetching: Timing evaluation of hardware implementations. IEEE Trans. Comput. 47, 5, 509-526.
34. Xavier Vera, Björn Lisper, and Jingling Xue. 2007. Data cache locking for tight timing calculations. Trans. Embed. Comput. Syst. 7, 1, 1-38.
35. Jack Whitham and Neil C. Audsley. 2012. Explicit reservation of local memory in a predictable, preemptive multitasking real-time system. In Proceedings of the 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium (RTAS'12). IEEE Computer Society, Los Alamitos, CA, 3-12.
36. Reinhard Wilhelm, Jakob Engblom, Andreas Ermedahl, Niklas Holsti, Stephan Thesing, David Whalley, Guillem Bernat, Christian Ferdinand, Reinhold Heckmann, Tulika Mitra, Frank Mueller, Isabelle Puaut, Peter Puschner, Jan Staschulat, and Per Stenström. 2008. The worst-case execution-time problem - overview of methods and survey of tools. Trans. Embed. Comput. Syst. 7, 3, 1-53.
37. Reinhard Wilhelm, Daniel Grund, Jan Reineke, Marc Schlickling, Markus Pister, and Christian Ferdinand. 2009. Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Trans. on CAD of Integrated Circuits and Systems 28, 7, 966-978.
38. Xilinx. 2008. MicroBlaze Processor Reference Guide. Manual UG081.
39. Xilinx. 2012. Spartan-6 FPGA Memory Interface Solutions User Guide (AXI). Manual UG416.