A Swap-based cache set index scheme to leverage both superpage and page coloring optimizations

Proceedings - Design Automation Conference

Volumn , Issue , 2014, Pages

  Cui, Zehan ^a,b   Chen, Licheng ^a,b   Bao, Yungang ^a   Chen, Mingyu ^a  

^a State Key Laboratory of Computer Architecture Institute of Computing Technology   (Canada)

^b UNIVERSITY OF CHINESE ACADEMY OF SCIENCES   (China)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN;

ADDRESS SPACE; CACHE SETS; IMPROVE PERFORMANCE; MAIN-MEMORY ACCESS; PAGE COLORINGS; PHYSICAL MEMORY;

PHYSICAL ADDRESSES;

EID: 84903162429     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2593069.2593078     Document Type: Conference Paper

References (30)

1. Huge pages/libhugetlbfs, 2010. http://lwn.net/Articles/374424/.
2. A. Arcangeli. Transparent hugepage support. In KVM Forum, 2010.
3. R. Bhargava, B. Serebrin, F. Spadini, and S. Manne. Accelerating two-dimensional page walks for virtualized systems. In ASPLOS, 2008.
4. E. Bugnion, J. M. Anderson, T. C. Mowry, M. Rosenblum, and M. S. Lam. Compiler-directed page coloring for multiprocessors. In ASPLOS, 1996.
5. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip multi-processor architecture. In HPCA, 2005.
6. L. Chen, Y. Wang, Z. Cui, Y. Huang, Y. Bao, and M. Chen. Scattered superpage: A case for bridging the gap between superpage and page coloring. In ICCD, 2013.
7. X. Ding, K. Wang, and X. Zhang. ULCC: a user-level facility for optimizing shared cache performance on multicores. In PPoPP, 2011.
8. Z. Fang, L. Zhang, J. B. Carter, W. C. Hsieh, and S. A. McKee. Reevaluating online superpage promotion with hardware support. In HPCA, 2001.
9. N. Ganapathy and C. Schimmel. General purpose operating system support for multiple page sizes. In USENIX ATC, 1998.
10. J. L. Henning. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, 2006.
11. Intel. Memory cache control. In Intel 64 and IA-32 Architectures Software Developer's Manual-Volume 3: System Programming Guide, 2012.
12. M. K. Jeong, D. H. Yoon, D. Sunwoo, M. Sullivan, I. Lee, and M. Erez. Balancing dram locality and parallelism in shared memory cmp systems. In HPCA, 2012.
13. R. E. Kessler and M. D. Hill. Page placement algorithms for large real-indexed caches. ACM TOCS, 1992.
14. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In HPCA, 2008.
15. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Enabling software management for multicore caches with a lightweight hardware support. In SC, 2009.
16. L. Liu, Z. Cui, M. Xing, Y. Bao, M. Chen, and C. Wu. A software memory partition approach for eliminating bank-level interference in multicore systems. In PACT, 2012.
17. Q. Lu, J. Lin, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Soft-OLP: Improving hardware cache performance through software-controlled object-level partitioning. In PACT, 2009.
18. C. McCurdy, A. L. Coxa, and J. Vetter. Investigating the TLB behavior of high-end scientific applications on commodity microprocessors. In ISPASS, 2008.
19. S. P. Muralidhara, L. Subramanian, O. Mutlu, M. Kandemir, and T. Moscibroda. Reducing memory interference in multicore systems via application-aware memory channel partitioning. In MICRO, 2011.
20. J. Navarro, S. Iyer, P. Druschel, and A. Cox. Practical, transparent operating system support for superpages. In OSDI, 2002.
21. A. Patel, F. Afram, S. Chen, and K. Ghose. MARSSx86: A Full System Simulator for x86 CPUs. In DAC, 2011.
22. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In MICRO, 2006.
23. T. H. Romer, W. H. Ohlrich, A. R. Karlin, and B. Bershad. Reducing tlb and memory overhead using online superpage promotion. In ISCA, 1995.
24. T. Sherwood, B. Calder, and J. Emer. Reducing cache misses using hardware and software page placement. In ICS, 1999.
25. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for a simultaneous mutlithreading processor. ACM SIGPLAN Notices, 2000.
26. M. Talluri and M. D. Hill. Surpassing the tlb performance of superpages with less operating system support. In ASPLOS, 1994.
27. M. Talluri, S. Kong, M. D. Hill, and D. A. Patterson. Tradeoffs in supporting two page sizes. In ISCA, 1992.
28. D. Tam, R. Azimi, L. Soares, and M. Stumm. Managing shared l2 caches on multicore systems in software. In WIOSCA, 2007.
29. G. Taylor, P. Davies, and M. Farmwald. The tlb slice-a low-cost high-speed address translation mechanism. In ISCA, 1990.
30. X. Zhang, S. Dwarkadas, and K. Shen. Towards practical page coloring-based multicore cache management. In EuroSys, 2009.