Address generation scheme for a coarse grain reconfigurable architecture

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2011, Pages 17-24

  Shami, Muhammad Ali ^a   Hemani, Ahmed ^a  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ADDRESS GENERATION; ADDRESS GENERATION UNITS; CIRCULAR BUFFER; COARSE GRAINS; COARSE-GRAIN RECONFIGURABLE ARCHITECTURES; DISTRIBUTED STORAGE RESOURCES; PROGRAMMABILITY; PROGRAMMABLE DELAY; RECONFIGURABLE ARCHITECTURE;

DIGITAL SIGNAL PROCESSORS; FIR FILTERS; INDUCTIVE LOGIC PROGRAMMING (ILP); PARALLEL PROCESSING SYSTEMS; SIGNAL PROCESSING;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 80055068421     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2011.6043232     Document Type: Conference Paper

References (12)

1. G. Talavera, M. Jayapala, J. Carrabina, and F. Catthoor, "Address generation optimization for embedded high-performance processors: A survey," fournal of Signal Processing Systems, vol. 53, pp. 271-284, May 2008.
2. T. Instruments, TMS320C55x DSP Mnemonic Instruction Set Reference Guide.
3. R. Hartenstein, "A decade of reconfigurable computing: a visionary retrospective," in Proc. Conf Design, Automation and Test in Europe and Exhibition 2001, pp. 642-649, 2001.
4. M. Baron, "Trends in the use of re-configurable platforms," in Proc. 41st Design Automation Conf., 2004.
5. U. J. Kapasi, W. J. Dally, S. Rixner, J. D. Owens, and B. Khailany, "The imagine stream processor," in Proc. IEEE Int Computer Design: VLSI in Computers and Processors Conf., pp. 282-288, 2002.
6. Z. Kwok and S. J. E. Wilton, "Register file architecture optimization in a coarse-grained reconfigurable architecture," in Proc. 13th Annual IEEE Symp. Field-Programmable Custom Computing Machines FCCM 2005, pp. 35-44, 2005.
7. G. Lu, H. Singh, M.-H. Lee, N. Bagherzadeh, F. J. Kurdahi, E. M. C. Filho, and V. Castro-Alves, "The morphosys dynamically reconfigurable system-on-chip," in Proc. First NASA/DoD Workshop Evolvable Hardware, pp. 152-160, 1999.
8. J. D. Balfour, EFFICIENT EMBEDDED COMPUTING. PhD thesis, STANFORD UNIVERSITY, May 2010.
9. J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy, "Introduction to the cell multiprocessor," IBM fournal of Research and Development, vol. 49, no. 4, pp. 589-604, 2005.
10. P. M. Heysters, Coarse-Grained Recorgurable Processors - Flexibility meets Efficiency. PhD thesis, Univ. of Twente, Enschede, September 2004.
11. M. A. Shami and A. Hemani, "Morphable dpu: Smart and efficient data path for signal processing applications," in Proc. IEEE Workshop Signal Processing Systems SiPS 2009, pp. 167-172, 2009.
12. M. A. Shami and A. Hemani, "Partially reconfigurable interconnection network for dynamically reprogrammable resource array," in Proc. IEEE 8th Int. Conf. ASIC ASICON '09, pp. 122-125, 2009.