Design of an energy-efficient 2T-2MTJ nonvolatile TCAM based on a parallel-serial-combined search scheme

IEICE Electronics Express

Volumn 11, Issue 3, 2014, Pages

  Matsunaga, Shoun ^a   Mochizuki, Akira ^a   Endoh, Tetsuo ^a   Ohno, Hideo ^a   Hanyu, Takahiro ^a  

^a TOHOKU UNIVERSITY   (Japan)

Author keywords

Associative memory; Power gating; Resistive; Spintronics; STT

Indexed keywords

ASSOCIATIVE PROCESSING; ASSOCIATIVE STORAGE; CELLS; CYTOLOGY; ECONOMIC AND SOCIAL EFFECTS; ENERGY EFFICIENCY; LOGIC GATES; MEMORY ARCHITECTURE; SPINTRONICS; TERNARY CONTENT ADRESSABLE MEMORY; TUNNEL JUNCTIONS;

ASSOCIATIVE MEMORY; DEVICE CHARACTERISTICS; MAGNETIC TUNNEL JUNCTION; POWER GATINGS; RESISTIVE; SEGMENTATION SCHEME; SOURCE DEGENERATION; TERNARY CONTENT ADDRESSABLE MEMORY;

MAGNETIC DEVICES;

EID: 84896840211     PISSN: 13492543     EISSN: None     Source Type: Journal    
DOI: 10.1587/elex.11.20131006     Document Type: Article

References (8)

1. K. Pagiamtzis and A. Sheikholeslami: IEEE J. Solid-State Circuits 41 (2006) 712.
2. S. Matsunaga, K. Hiyama, A. Matsumoto, S. Ikeda, H. Hasegawa, K. Miura, J. Hayakawa, T. Endoh, H. Ohno and T. Hanyu: Appl. Phys. Express 2 (2009) 023004.
3. S. Matsunaga, M. Natsui, K. Hiyama, T. Endoh, H. Ohno and T. Hanyu: Jpn. J. Appl. Phys. 49 (2010) 04DM05.
4. S. Matsunaga, M. Natsui, S. Ikeda, K. Miura, T. Endoh, H. Ohno and T. Hanyu: Jpn. J. Appl. Phys. 50 (2011) 063004.
5. S. Matsunaga, M. Natsui, S. Ikeda, K. Miura, T. Endoh, H. Ohno and T. Hanyu: Proc. ASP-DAC (2012) 475.
6. S. Matsunaga, A. Katsumata, M. Natsui, T. Endoh, H. Ohno and T. Hanyu: Jpn. J. Appl. Phys. 51 (2012) 02BM06.
7. S. Matsunaga, S. Miura, H. Honjo, K. Kinoshita, S. Ikeda, T. Endoh, H. Ohno and T. Hanyu: VLSI Circuits Dig. Tech. Papers (2012) 44.
8. S. Matsunaga, N. Sakimura, R. Nebashi, Y. Tsuji, A. Morioka, T. Sugibayashi, S. Miura, H. Honjo, K. Kinoshita, H. Sato, S. Fukami, M. Natsui, A. Mochizuki, S. Ikeda, T. Endoh, H. Ohno and T. Hanyu: VLSI Circuits Dig. Tech. Papers (2013) 106.