Hardware-Software Cosynthesis for Digital Systems

IEEE Design and Test of Computers

Volumn 10, Issue 3, 1993, Pages 29-41

  Gupta Giovanni De Micheli, Rajesh K ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0001858873     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.232470     Document Type: Article

References (21)

1. Silicon Compilation, D. Gajski, ed., Addison Wesley, Reading, Mass., 1988.
2. High-Level VLSI Synthesis, R. Camposano and W. Wolf, eds., Kluwer Academic Publishers, Norwell, Mass., 1991.
3. D.C. Luckham, “Partial Ordering of Event Sets and Their Application to Prototyping Concurrent Timed Systems,” J. Systems and Software, July 1993.
4. G. De Micheli et al., “The Olympus Synthesis System for Digital Design,” IEEE Design & Test of Computers, Vol. 7, No. 5, Oct. 1990, pp. 37–53.
5. N. Woo, W. Wolf., and A. Dunlop, “Compilation of a Single Specification Into Hardware and Software,” Notes of Int’l Workshop Hardware-Software Codesign, Oct. 1992.
6. P. Chou, R. Ortega, and G. Bordello, “Synthesis of the Hardware/Software Interface in Microcontroller-Based Systems,” Proc. Int’l Conf. Computer-Aided Design, IEEE Computer Society Press, Los Alamitos, Calif., 1992, pp. 488495.
7. M. Chiodo et al., “Synthesis of Mixed Hardware-Software Implementations from CFSM Specifications,” Memo UCB/ ERL M93/49, June 1993, Univ. of California at Berkeley, and Notes of Int’l Workshop on Hardware-Software Codesign, Oct. 1992.
8. J. Henkel and R. Ernst, “Ein Softwareori-entierter Ansatz zum Hardware-Software CoEntwurf” [A Software-oriented Approach to Hardware-Software Codesign], Proc. ITG Conf., Recnergestuetzter Entwurfund Architektur mikroelektroninish-erSysteme, Darmstadt, Germany, 1992, pp. 267–268.
9. M.B. Srivastava and R.W. Brodersen, “Rapid-Prototyping of Hardware and Software in a Unified Framework,” Proc. Int’l Conf. Computer-Aided Design, IEEE CS Press, 1991, pp. 152–155.
10. J. Buck et al., “Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems,” to be published in Int’l J. Computer Simulations.
11. P. Bertin, D. Roncin, and J. Vuillemin, “Introduction to Programmable Active Memories,” in Systolic Array Processors, J. McCanny, J. McWhirter, and E. Swartz-lander, Eds., Prentice Hall, New York, 1989, pp. 300–309.
12. R.W. Hartenstein, A.G. Hirschbiel, and M. Weber, “Mapping Systolic Arrays Onto the Map-Oriented Machine,” in Systolic Array Processors, J. McCanny, J. McWhirter, and E. Swartzlander, eds., Prentice Hall, New York, 1989, pp. 300–309.
13. S. Walters, “Reprogrammable Hardware Emulation Automates System-Level ASIC Validation,” Wescon/90 Conf. Records, Electron. Conventions Mgt., Nov. 1990, pp. 140–143.
14. D. Ku and G. De Micheli, High-Level Synthesis of ASICs Under Timing and Synchronization Constraints, Kluwer Academic Publishers, Norwell, Mass., 1992.
15. B. Dasarathy, “Timing Constraints of Real-Time Systems: Constructs for Expressing Them, Method for Validating Them,” IEEE Trans. Software Engineering, Vol. SE-11, No. 6, Jan. 1985, pp. 80–86.
16. D. Ku and G.De Micheli, “Relative Scheduling Under Timing Constraints: Algorithms for High-level Synthesis of Digital Circuits,” IEEE Trans. CAD/ICAS, Vol. 11., No. 6, June 1992, pp. 696–718.
17. K.K. Parhi, “Algorithm Transform for Concurrent Processors,” Proc. IEEE, Dec. 1989, IEEE Press, Piscataway, N.J., pp. 1879–1985.
18. R.K. Gupta and G. De Micheli, “Partitioning of Functional Models of Synchronous Digital Systems,” Proc. Int’l Conf. Computer-Aided Design, IEEE CS Press, 1990, pp. 216–219.
19. V. Sarkar, Partitioning and Scheduling Parallel Programs for Multiprocessors, MIT Press, Cambridge, Mass, 1989.
20. R.K. Gupta and G. De Micheli, “System-Level Synthesis Using Reprogrammable Components,” Proc. European Design Automation Conf., IEEE CS Press, 1992, pp. 2–7.
21. J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufman Publishers, Palo Alto, Calif., 1990, pp. 88–137.