-
2
-
-
50449094515
-
High-throughput linked-pattern matching for intrusion detection systems
-
Oct 26-28, Princeton, New Jersey, USA
-
Zachary K. Baker and Viktor K. Prasanna, "High-throughput Linked-Pattern Matching for Intrusion Detection Systems", In ANCS 2005, Oct 26-28, 2005, Princeton, New Jersey, USA
-
(2005)
ANCS 2005
-
-
Baker, Z.K.1
Prasanna, V.K.2
-
3
-
-
51849138756
-
An architecture for exploiting multi-core processors to parallelize network intrusion prevention
-
May
-
V. Paxson, R. Sommer, and N. Weaver, "An architecture for exploiting multi-core processors to parallelize network intrusion prevention" In Proceedings IEEE Sarnoff Symposium, May 2007
-
(2007)
Proceedings IEEE Sarnoff Symposium
-
-
Paxson, V.1
Sommer, R.2
Weaver, N.3
-
4
-
-
35248844425
-
A high performance nids using fpga-based regular expression matching
-
J. Lee, S. H. Hwang, N. Park, S.-W. Lee, S. Jun, and Y. S. Kim. A High Performance NIDS Using FPGA-based Regular Expression Matching. In Proceedings of the 22nd ACM Symposium on Applied computing (SAC), 2007
-
(2007)
Proceedings of the 22nd ACM Symposium on Applied Computing (SAC)
-
-
Lee, J.1
Hwang, S.H.2
Park, N.3
Lee, S.-W.4
Jun, S.5
Kim, Y.S.6
-
6
-
-
70350626162
-
A parallel architecture for stateful intrusion detection in high traffic networks
-
Tuebingen, Germany, Sept.
-
M. Colajanni and M. Marchetti, "A parallel architecture for stateful intrusion detection in high traffic networks", IEEE IST Workshop on Monitoring, Attack Detection and Mitigation, Tuebingen, Germany, Sept. 2006
-
(2006)
IEEE IST Workshop on Monitoring, Attack Detection and Mitigation
-
-
Colajanni, M.1
Marchetti, M.2
-
7
-
-
33947280484
-
A system architecture for high-speed deep packet inspection in signature-based network intrusion prevention
-
Kim, Sunil, and Jun-yong Lee. "A system architecture for high-speed deep packet inspection in signature-based network intrusion prevention." Journal of Systems Architecture 53.5 (2007): 310-320.
-
(2007)
Journal of Systems Architecture
, vol.53
, Issue.5
, pp. 310-320
-
-
Kim, S.1
Lee, J.-Y.2
-
9
-
-
84869475315
-
Kargus: A highly-scalable software-based intrusion detection system
-
M. Jamshed, J. Lee, S. Moon, I. Yun, D. Kim, S. Lee, Y. Yi, and K. Park. "Kargus: a highly-scalable software-based intrusion detection system", In Proceedings of the ACM Conference on Computer and Communications Security (CCS), 2012
-
(2012)
Proceedings of the ACM Conference on Computer and Communications Security (CCS)
-
-
Jamshed, M.1
Lee, J.2
Moon, S.3
Yun, I.4
Kim, D.5
Lee, S.6
Yi, Y.7
Park, K.8
-
10
-
-
84893513310
-
-
http://vrt-blog.snort.org
-
-
-
-
11
-
-
14344256540
-
A?rOn the statistical distribution of processing times in network intrusion detection - Ás
-
Dec
-
J. Cabrera, J. Gosar, W. Lee, and R. Mehra, - a?rOn the statistical distribution of processing times in network intrusion detection - ás In 43rd IEEE Conference on Decision and Control, Dec 2004, pp. 75́lC80.
-
(2004)
43rd IEEE Conference on Decision and Control
-
-
Cabrera, J.1
Gosar, J.2
Lee, W.3
Mehra, R.4
-
12
-
-
84893432972
-
-
TILE-Gx8036 product brief
-
TILE-Gx8036 product brief http://www.tilera.com/sites/default/files/ productbriefs/TILE-Gx8036 PB033-02 web.pdf
-
-
-
-
14
-
-
84893495332
-
-
www.suricata-ids.org
-
-
-
-
15
-
-
84893509097
-
-
www.openinfosecfoundation.org
-
-
-
-
16
-
-
36849030305
-
On-chip interconnection architecture of the tile processor
-
Wentzlaff, David, et al. "On-chip interconnection architecture of the tile processor."Micro, IEEE 27.5 (2007): 15-31.
-
(2007)
Micro, IEEE
, vol.27
, Issue.5
, pp. 15-31
-
-
Wentzlaff, D.1
-
20
-
-
84893482910
-
-
Removing System Bottlenecks in Multi-threaded Applications white paper. Intel Corporation, 2008
-
Removing System Bottlenecks in Multi-threaded Applications white paper. Intel Corporation, 2008.
-
-
-
-
24
-
-
34547680206
-
Sequence-preserving adaptive load balancers
-
December 03-05, San Jose, California, USA
-
Weiguang Shi, Lukas Kencl, Sequence-preserving adaptive load balancers, Proceedings of the 2006 ACM/IEEE symposium on Architecture for networking and communications systems, December 03-05, 2006, San Jose, California, USA
-
(2006)
Proceedings of the 2006 ACM/IEEE Symposium on Architecture for Networking and Communications Systems
-
-
Shi, W.1
Kencl, L.2
-
25
-
-
84893458762
-
Load balancing by ruleset partition for parallel ids on multi-core
-
Haiyang Jiang, Gaogang Xie, Kav́e Salamatian, Load Balancing by Ruleset Partition for Parallel IDS on Multi-Core Processors, International Conference on Computer Communications and Networks, ICCCN 2013
-
(2013)
Processors, International Conference on Computer Communications and Networks, ICCCN
-
-
Jiang, H.1
Xie, G.2
Salamatian, K.3
-
26
-
-
78449289740
-
FPGA vs. Multi-core cpus vs. Gpus: Hands-on experience with a sorting application
-
C. Grozea, Z. Bankovic, and P. Laskov, FPGA vs. multi-core cpus vs. gpus: Hands-on experience with a sorting application, In Conference Facing the Multicore-Challenge, pp.105-117, 2010
-
(2010)
Conference Facing the Multicore-Challenge
, pp. 105-117
-
-
Grozea, C.1
Bankovic, Z.2
Laskov, P.3
-
27
-
-
77953978338
-
Cache efficient multi-core synchronization mechanism for line-rate network traffic monitoring
-
Atlanta, GA, April
-
P. P. C. Lee, T. Bu, and G. P. Chandranmenon, A Lock-free, Cache efficient Multi-core Synchronization Mechanism for Line-rate Network Traffic Monitoring, in IEEE International Symposium on Parallel and Distributed Processing (IPDPS 2010), Atlanta, GA, April 2010, pp.1012
-
(2010)
IEEE International Symposium on Parallel and Distributed Processing (IPDPS 2010)
, pp. 1012
-
-
Lee, P.P.C.1
Bu, T.2
Chandranmenon, G.P.3
Lock-Free, A.4
-
28
-
-
84893434277
-
-
http://oprofile.sourceforge.net/download
-
-
-
-
29
-
-
79960019346
-
PEARL: A programmable virtual router platform
-
Xie, Gaogang, et al. "PEARL: a programmable virtual router platform." Communications Magazine, IEEE 49.7 (2011): 71-77.
-
(2011)
Communications Magazine, IEEE
, vol.49
, Issue.7
, pp. 71-77
-
-
Xie, G.1
|