High-throughput linked-pattern matching for intrusion detection systems

2005 Symposium on Architectures for Networking and Communications Systems, ANCS 2005

Volumn , Issue , 2005, Pages 193-202

  Baker, Zachary K ^a   Prasanna, Viktor K ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

Network intrusion detection; String matching

Indexed keywords

10 GB/ S; AREA EFFICIENCY; HARDWARE ARCHITECTURE; HIGH-THROUGHPUT; INTRUSION DETECTION SYSTEMS; LINE RATE; NETWORK INTRUSION DETECTION; PACKET INSPECTION; PROGRAMMABLE GATE ARRAY; SOFTWARE TOOL; STRING MATCHING;

COMPUTER CRIME; COMPUTER HARDWARE DESCRIPTION LANGUAGES; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTERNET; NETWORK SECURITY; PATTERN MATCHING;

INTRUSION DETECTION;

EID: 50449094515     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ANCS.2005.4675279     Document Type: Conference Paper

References (32)

1. Zone labs internet security products. http://www.zonelabs.com.
2. Altera, Inc. http://www.altera.com.
3. Z. K. Baker and V. K. Prasanna. A Methodology for the Synthesis of Efficient Intrusion Detection Systems on FPGAs. In Proceedings of the Twelfth Annual IEEE Symposium on Field Programmable Custom Computing Machines 2004 (FCCM '04), 2004.
4. Z. K. Baker and V. K. Prasanna. Automatic Synthesis of Efficient Intrusion Detection Systems on FPGAs. In Proceedings of the 14th Annual International Converence on Field-Programmable Logic and Applications (FPL '04), 2004.
5. Z. K. Baker and V. K. Prasanna. Time and Area Efficient Pattern Matching on FPGAs. In The Twelfth Annual ACM International Symposium on Field-Programmable Gate Arrays (FPGA '04), 2004.
6. Y. Cho and W. H. Mangione-Smith. Deep Packet Filter with Dedicated Logic and Read Only Memories. In Proceedings of the Twelfth Annual IEEE Symposium on Field Programmable Custom Computing Machines 2004 (FCCM '04), 2004.
7. Y.H. Cho, S. Navab, and W.H. Mangione-Smith. Specialized Hardware for Deep Network Packet Filtering. In Proceedings of the Tenth ACM/SIGDA International Conference on Field-Programmable Logic and Applications (FPL '02), 2002.
8. C. R. Clark and D. E. Schimmel. Efficient Reconfigurable Logic Circuits for Matching Complex Network Intrusion Detection Patterns. In Proceedings of the Eleventh ACM/SIGDA International Conference on Field-Programmable Logic and Applications (FPL '03), 2003.
9. C. R. Clark and D. E. Schimmel. Scalable Parallel Pattern Matching on High Speed Networks. In Proceedings of the Twelfth Annual IEEE Symposium on Field Programmable Custom Computing Machines 2004 (FCCM '04), 2004.
10. D.E. Denning. An intrusion detection model. IEEE Transactions on Software Engineering, 13(2):222-232, Feb 1987.
11. S. Dharmapurikar, P. Krishnamurthy, T. Sproull, and J. Lockwood. Implementation of a Deep Packet Inspection Circuit using Parallel Bloom Filters in Reconfigurable Hardware. In Proceedings of the Eleventh Annual IEEE Symposium on High Performance Interconnects (HOTi03), 2003.
12. M. Gokhale, D. Dubois, A. Dubois, M. Boorman, S. Poole, and V. Hogsett. Granidt: Towards Gigabit Rate Network Intrusion Detection. In Proceedings of the Eleventh Annual ACM/SIGDA International Conference on Field-Programmable Logic and Applications (FPL '03), 2002.
13. Hogwash Intrusion Detection System, 2004. http://hogwash.sourceforge.net/ .
14. B. L. Hutchings, R. Franklin, and D. Carver. Assisting Network Intrusion Detection with Reconfigurable Hardware. In Proceedings of the Tenth Annual Field-Programmable Custom Computing Machines (FCCM '02), 2002.
15. K. Ilgun, R.A. Kemmerer, and P.A. Porras. Transition Analysis: A Rule-Based Intrusion Detection System. IEEE Transactions on Software Engineering, 21(3):181-199, March 1995.
16. P. James-Roxby, G. Brebner, and D. Bemmann. Time-Critical Software Deceleration in an FCCM. In Proceedings of the Twelfth Annual IEEE Symposium on Field Programmable Custom Computing Machines 2004 (FCCM '04), 2004.
17. G. Karypis, R. Aggarwal, K. Schloegel, V. Kumar, and S. Shekhar. METIS Family of Multilevel Partitioning Algorithms, 2004. http://www-users.cs.umn.edu/ ~karypis/metis/.
18. D. Moore, V. Paxson, S. Savage, C. Shannon, S. Staniford, and N. Weaver. Inside the Slammer Worm. IEEE Security & Privacy Magazine, 1(4), July-Aug 2003.
19. D. Moore, C. Shannon, G.M. Voelker, and S. Savage. Internet Quarantine: Requirements for Containing Self-propagating Code. Twenty-Second Annual Joint Conference of the IEEE Computer and Communications Societies (INFOCOM 2003), April 2003.
20. J. Moscola, J. Lockwood, R. P. Loui, and M. Pachos. Implementation of a Content-Scanning Module for an Internet Firewall. In Proceedings of the Eleventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '03), 2003.
21. M. Qin and K. Hwang. Frequent Episode Rules for Internet Anomaly Detection. In Proceedings of the IEEE International Symposium on Network Computing and Applications (IEEE NCA'04), 2004.
22. R. Sidhu, A. Mei, and V. K. Prasanna. String Matching on Multicontext FPGAs using Self-Reconfiguration. In Proceedings of the Seventh Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '99), 1999.
23. R. Sidhu and V. K. Prasanna. Fast Regular Expression Matching using FPGAs. In Proceedings of the Ninth Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '01), 2001.
24. Sourcefire. Snort: The Open Source Network Intrusion Detection System. http://www.snort.org, 2003.
25. I. Sourdis and D. Pnevmatikatos. Fast, Large-Scale String Match for a 10Gbps FPGA-Based Network Intrusion Detection System. In Proceedings of the Eleventh Annual ACM/SIGDA International Conference on Field-Programmable Logic and Applications (FPL '03), 2003.
26. I. Sourdis and D. Pnevmatikatos. A Methodology for the Synthesis of Efficient Intrusion Detection Systems on FPGAs. In Proceedings of the Twelfth Annual IEEE Symposium on Field Programmable Custom Computing Machines 2004 (FCCM '04), 2004.
27. P. Suaris, L. Liu, Y. Ding, and N. Chou. Incremental Physical Resynthesis for Timing Optimization. In The Twelfth Annual ACM International Symposium on Field-Programmable Gate Arrays (FPGA '04), 2004.
28. Agilent Technologies. Mixed Packet Size Throughput. http://advanced. comms.agilent.com/n2x/docs/insight/2001-08/TestingTips/%1MxdPktSzThroughput.pdf, 2005.
29. The Xilinx Corporation. ML-300 Development Board. http://www.xilinx.com/ ml300, 2004.
30. The Xilinx Corporation. Virtex II Pro Series FPGA Devices. http://www.xilinx.com/xlnx/xil-prodcat-landingpage.jsp?title= Virtex-II+%Pro+FPGAs, 2004.
31. Xilinx, Inc. http://www.xilinx.com.
32. F. Yu, R.H. Katz, and T.V. Lakshman. Gigabit Rate Packet Pattern-Matching Using TCAM. In Proceedings of the Twelfth IEEE International Conference on Network Protocols (ICNP), 2004.