A variable-bandwidth, power-scalable optical receiver front-end in 65 nm

Midwest Symposium on Circuits and Systems

Volumn , Issue , 2013, Pages 717-720

  Dash, Partha Protim ^a   Cowan, Glenn ^a   Liboiron Ladouceur, Odile ^a  

^a Civil and Environmental Engineering   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

65 NM CMOS TECHNOLOGIES; DC OPERATING POINT; INVERTER-BASED; OFFSET COMPENSATION; RECEIVER FRONT-ENDS; SIMULATED PERFORMANCE; TRANSIMPEDANCE AMPLIFIERS; VARIABLE BANDWIDTHS;

CMOS INTEGRATED CIRCUITS; DIFFERENTIAL AMPLIFIERS; TOPOLOGY;

BANDWIDTH;

EID: 84893180673     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSCAS.2013.6674749     Document Type: Conference Paper

References (10)

1. A. Benner, Cost-effective optics: Enabling the exascale roadmap, 17th IEEE Symposium on High Performance Interconnects (HOTI), pp. 133-137, August 2009.
2. D. A. B. Miller, Device requirements for optical interconnects to silicon chips, Proceedings of the IEEE, vol. 97, no. 7, pp. 1166-1185, July 2009.
3. V. Soteriou and L. S. Peh, Exploring the Design Space of Self-Regulating Power-Aware On/Off Interconnection Networks, IEEE Transactions onParallel and Distributed Systems, vol.18, no.3, pp.393-408, March 2007.
4. M. Mansuri, J.E. Jaussi, J. T. Kennedy, T. C. Hsueh, S. Shekhar, G. Balamurugan, F. O. Mahony, C. Roberts, R. Mooney, and B. Casper, A Scalable 0.128-to-1Tb/s 08-to-2.6 pJ/b 64 Lane Parallel I/O in 32nm CMOS, IEEE International Solid-State Circuits Conference, pp. 402-403, February 2013.
5. B. Razavi, Design of Integrated circuits for Optical Communication, New York; McGraw-Hill, 2003.
6. P. P. Dash, O. Liboiron-Ladouceur, and G. Cowan, Inductorless, Power-Proportional, Optical Receiver Front-End in TSMC 90 nm, accepted for publication in IEEE International Symposium on Circuits and Systems (ISCAS), May 2013.
7. J. Proesel, C. Schow, and A. Rylyakov,25 Gb/s 3.6pJ/b and 15 Gb/s 1.37 pJ/b VCSEL-Based Optical Links in 90nm CMOS IEEE International Solid-State Circuit Conference, pp. 418-420, February 2012.
8. Z. Lu, K. S. Yeo, W. M. Lim, M. A. Do and C. C. Boon, Design of a CMOS Broadband Transimpedance Amplifier With Active feedback, IEEE transactions on Very Large Scale Integration (VLSI) Systems, Vol. 18, no. 3, pp.461-472, March 2010.
9. O. Momeni, H. Hashemiand, and E. Afshari, A 10-Gb/s Inductorless Transimpedance Amplifier, IEEE Transactions on Circuits and Systems II, Vol. 57, no.12, pp. 926-930, December 2010.
10. K. S. Park, B. J. Yoo, M. S. Hwang, H. Chi, H. C. Kim, J. W. Park, K. Kim, and D. K. Jeong, A 10 Gb/s optical receiver front-end with 5-mW transimpedance amplifier, IEEE Asian Solid State Circuits Conference, pp. 1-4, November 2010.