A 10-Gb/s optical receiver front-end with 5-mW transimpedance amplifier

2010 IEEE Asian Solid-State Circuits Conference, A-SSCC 2010

Volumn , Issue , 2010, Pages 97-103

  Park, Kyu Sang ^a   Yoo, Byoung Joo ^b   Hwang, Moon Sang ^b   Chi, Hankyu ^b   Kim, Hyun Chang ^b   Park, Jeong Woo ^c   Kim, Kyungock ^c   Jeong, Deog Kyoon ^b  

^a GCT Semiconductor Inc   (United States)

^b Seoul National University   (South Korea)

^c Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

10 GB/ S; AREA EFFICIENT; BASELINE WANDER; CMOS TECHNOLOGY; CURRENT OFFSETS; LIMITING AMPLIFIERS; PARASITIC CAPACITANCE; RECEIVER FRONT-ENDS; SUPPLY VOLTAGES; TRANS-IMPEDANCE GAIN; TRANSIMPEDANCE AMPLIFIERS; WIDE BANDWIDTH;

ACOUSTIC RECEIVERS; BANDWIDTH; CAPACITANCE; CMOS INTEGRATED CIRCUITS; HETEROJUNCTION BIPOLAR TRANSISTORS; OPTICAL RECEIVERS;

DIFFERENTIAL AMPLIFIERS;

EID: 79952856175     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2010.5716566     Document Type: Conference Paper

References (8)

1. J. Kim, et al., "Circuit techniques for a 40Gb/s transmitter in 0.13μm CMOS," ISSCC Dig. Tech. Papers, pp. 150-589, Feb. 2005.
2. S. M. Park and C. Toumazou, "A packaged low-noise high-speed regulated cascade transimpedance amplifier using 0.6μm N-well CMOS technology," Proc. Eur. Solid-State Circuit Conf. (ESSCIRC), pp. 431-434, Sept. 2000.
3. S. Galal and B. Razavi, "40-Gb/s amplifier and ESD protection circuit in 0.18-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2389-2396, Dec. 2004.
4. A. M. Niknejad and R. G. Meyer, "Analysis, Design, and Optimization of Spiral Inductors and Transformers for Si RF ICs," IEEE J. Solid-State Circuits, pp. 1470-1481, Oct. 1998.
5. Patrik Larsson, "Apparatus and method for capacitance multiplication," U.S. Patent No. 6,344,772, Feb. 5, 2002.
6. E. M. Cherry and D. E. Hooper, "The design of wide-band transistor feedback amplifiers," Proc. Inst. Electr. Eng., vol. 110, pp. 375-389, Feb. 1963.
7. S. Galal and B. Razavi, "10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 38, no.12, pp.2138-2146, Dec. 2003.
8. M. Neuhauser, H.-M. Rein, H.Wernz, and A. Felder, "13 GB/s Si bipolar preamplifier for optical front ends," Electron. Lett., vol. 29, no. 5, pp. 492-493, Mar. 1993.