A 10-Gb/s inductorless transimpedance amplifier

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 57, Issue 12, 2010, Pages 926-930

  Momeni, Omeed ^a   Hashemi, Hossein ^b   Afshari, Ehsan ^a  

^a School of Chemical and Molecular Engineering   (United States)

^b University of Southern California   (United States)

Author keywords

Bandwidth enhancement; CMOS; feedback; inductorless; parallel optical link; transimpedance amplifier (TIA)

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; FEEDBACK; FEEDBACK AMPLIFIERS; OPERATIONAL AMPLIFIERS;

10 GB/ S; ACTIVE AREA; BANDWIDTH ENHANCEMENT; CMOS PROCESSS; DESIGN AND IMPLEMENTS; INDUCTORLESS; PARALLEL CONFIGURATION; TRANS-IMPEDANCE GAIN;

ELECTRIC INDUCTORS;

EID: 78650416825     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2010.2087971     Document Type: Article

References (14)

1. A. Schild, H.-M. Rein, J. Mullrich, L. Altenhain, J. Blank, and K. Schrodinger, "High-gain SiGe transimpedance amplifier array for a 12 × 10 Gb/s parallel optical-fiber link," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 4-12, Jan. 2003.
2. J. Han, B. Choi, M. Seo, J. Yun, D. Lee, T. Kim, Y. Eo, and S. M. Park, "A 20-Gb/s transformer-based current-mode optical receiver in 0.13-μm CMOS," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 5, pp. 348- 352, May 2010.
3. K. Park, W. S. Oh, B.-Y. Choi, J.-W. Han, and S. M. Park, "A 4-channel 12.5 Gb/s common-gate transimpedance amplifier array for DVI/HDMI applications," in Proc. IEEE ISCAS, 2007, pp. 2192-2195.
4. C. L. Schow, F. E. Doany, C. Chen, A. V. Rylyakov, C. W. Baks, D. M. Kuchta, R. A. John, and J. A. Kash, "Low-power 16 × 10 Gb/s bi-directional single chip CMOS optical transceivers operating at < 5 mW/Gb/s/link
5. Q. Xu, B. Schmidt, S. Pradhan, and M. Lipson, "Micrometre-scale silicon electro-optic modulator," Nature, vol. 435, no. 7040, pp. 325-327, May 2005.
6. D. A. B. Miller, "Optical interconnects to silicon," IEEE J. Sel. Topics Quantum Electron., vol. 6, no. 6, pp. 1312-1317, Nov./Dec. 2000.
7. W.-Z. Chen, Y.-L. Cheng, and D.-S. Lin, "A 1.8-V 10-Gb/s fully integrated CMOS optical receiver analog front-end," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1388-1396, Jun. 2005.
8. C.-H. Wu, C.-H. Lee, W.-S. Chen, and S.-I. Liu, "CMOS wideband amplifiers using multiple inductive-series peaking technique," IEEE J. Solid-State Circuits, vol. 40, no. 2, pp. 548-552, Feb. 2005.
9. W. Tang and D. V. Plant, "A 3.125-Gb/s parallel optical receiver in 0.13-μm CMOS with direct crosstalk power penalty measurement capability," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 12, pp. 1426- 1430, Dec. 2006.
10. B. Razavi, Design of Integrated Circuits for Optical Communications. New York: McGraw-Hill, 2003.
11. E. Sackinger, "The transimpedance limit," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 8, pp. 1848-1856, Aug. 2010.
12. T. Yin, A. M. Pappu, and A. B. Apsel, "Low-cost, high-efficiency, and high-speed SiGe phototransistors in commercial BiCMOS," IEEE Photon. Technol. Lett., vol. 18, no. 1, pp. 55-57, Jan. 2006.
13. D. Kucharski, D. Guckenberger, G. Masini, S. Abdalla, J. Witzens, and S. Sahni, "10 Gb/s 15 mW optical receiver with integrated Germanium photodetector and hybrid inductor peaking in 0.13 μm SOI CMOS technology," in Proc. IEEE ISSCC, 2010, pp. 360-361.
14. J.-D. Jin and S. Hsu, "A 75-dB ω 10-Gb/s transimpedance amplifier in 0.18 μm CMOS technology," IEEE Photon. Technol. Lett., vol. 20, no. 24, pp. 2177-2179, Dec. 2008.