A 1.2-V 100KS/S energy efficient supply boosted SAR ADC

Midwest Symposium on Circuits and Systems

Volumn , Issue , 2013, Pages 1152-1155

  Mesgarani, A ^a   Ay, S U ^a  

^a UNIVERSITY OF IDAHO   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERTERS; COMMON MODE RANGE; EFFECTIVE NUMBER OF BITS; ENERGY EFFICIENT; FIGURE OF MERIT (FOM); MIXED-SIGNAL CIRCUITS; OPERATION VOLTAGE; SUCCESSIVE APPROXIMATION REGISTER;

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; MOS DEVICES; THRESHOLD VOLTAGE;

ENERGY EFFICIENCY;

EID: 84893171644     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSCAS.2013.6674857     Document Type: Conference Paper

References (7)

1. A. Abo, and P. Gray, A 1.5-V, 10-bit, 14-MS/s CMOS pipeline analogto-digital converter, IEEE Journal Solid-State Circuits, vol. 34, pp.599-606, May 1999.
2. T. A. F. Duisters, and E. C. Dijkmans, A-90-dB THD rail-to-rail input opamp using a new local charge pump in CMOS, IEEE Journal Solid-State Circuits, vol. 33, pp. 947-955, July 1998.
3. A. Baschirotto, and R. Castello, A 1-V 1.8-MHz CMOS switched opamp SC filter with rail-to-rail output swing, IEEE Journal Solid-State Circuits, vol. 32, pp. 1979-1986, Dec. 1997
4. Y. Berg, D. T. Wisland, and T. S. Lande, Ultra low-voltage/low-power digital floating-gate circuits, IEEE Trans. Circuits and Systems-II, vol.46, pp. 930-936, May 1999.
5. B. Blalock, et al, Designing 1-V opamps using standard digital CMOS technology, IEEE Trans. Circuits and Systems-II, vol.45, pp.769-780, July 1998.
6. A. Mesgarani, M.N. Alam, F.Z. Nelson, S. U. Ay, Supply Boosting Technique for Designing Very Low-Voltage Mixed-Signal Circuits in Standard CMOS, In Proc. of the 2010 IEEE MWSCAS, pp.893-896, 1-4 August 2010, Seattle, WA, USA.
7. S. U. Ay, A 1.32pW/frame.pixel 1.2V CMOS Energy Harvesting and Imaging (EHI) APS Imager, in Proc. of the 2011 IEEE ISSCC, pp.116-117, February 2011, San Francisco, CA, USA