Effective code discovery for ARM/Thumb mixed ISA binaries in a static binary translator

2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES 2013

Volumn , Issue , 2013, Pages

  Chen, Jiunn Yeu ^a   Shen, Bor Yeh ^a   Ou, Quan Huei ^a   Yang, Wuu ^a   Hsu, Wei Chung ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Code discovery problem; Reverse engineering; Static binary translation

Indexed keywords

BENCHMARKING; COMPUTER ARCHITECTURE; DECODING; EMBEDDED SYSTEMS; PROGRAM COMPILERS; REVERSE ENGINEERING;

ARM ARCHITECTURE; BENCHMARK SUITES; BINARY TRANSLATION; CODE DISCOVERY; INSTRUCTION SET ARCHITECTURE; LEAST SIGNIFICANT BITS; OPTIMIZATION ANALYSIS; PROGRAM COUNTERS;

ARM PROCESSORS;

EID: 84892662668     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CASES.2013.6662525     Document Type: Conference Paper

References (22)

1. K. Andrews and D. Sand. Migrating a cisc computer family onto risc via object code translation. In Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, ASPLOS-V, pages 213-222, New York, NY, USA, 1992. ACM.
2. J. Baiocchi, B. R. Childers, J. W. Davidson, J. D. Hiser, and J. Misurda. Fragment cache management for dynamic binary translators in embedded systems with scratchpad. In Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, CASES '07, pages 75-84, New York, NY, USA, 2007. ACM.
3. J. A. Baiocchi, B. R. Childers, J. W. Davidson, and J. D. Hiser. Reducing pressure in bounded dbt code caches. In Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, CASES '08, pages 109-118, New York, NY, USA, 2008. ACM.
4. V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: a transparent dynamic optimization system. SIGPLAN Not., 35(5):1-12, May 2000.
5. L. Baraz, T. Devor, O. Etzion, S. Goldenberg, A. Skaletsky, Y. Wang, and Y. Zemach. Ia-32 execution layer: a two-phase dynamic translator designed to support ia-32 applications on itanium-based systems. In Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, MICRO 36, pages 191-, Washington, DC, USA, 2003. IEEE Computer Society.
6. F. Bellard. Qemu, a fast and portable dynamic translator. In Proceedings of the annual conference on USENIX Annual Technical Conference, ATEC '05, pages 41-41, Berkeley, CA, USA, 2005. USENIX Association.
7. D. Bruening, T. Garnett, and S. Amarasinghe. An infrastructure for adaptive dynamic optimization. In Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, CGO '03, pages 265-275, Washington, DC, USA, 2003. IEEE Computer Society.
8. A. Chernoff, M. Herdeg, R. Hookway, C. Reeve, N. Rubin, T. Tye, S. Yadavalli, and J. Yates. Fx!32 - a profile-directed binary translator. IEEE Micro, 18(2):56-64, 1998.
9. C. Cifuentes and M. V. Emmerik. Uqbt: Adaptable binary translation at low cost. Computer, 33:60-66, March 2000.
10. B. Cmelik and D. Keppel. Shade: A fast instruction-set simulator for execution profiling, volume 22. ACM, 1994.
11. K. Hazelwood and A. Klauser. A dynamic binary instrumentation engine for the arm architecture. In Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, pages 261-270. ACM, 2006.
12. R. N. Horspool and N. Marovac. An approach to the problem of detranslation of computer programs. The Computer Journal, 23(3):223- 229, 1980.
13. C. S. Jiunn-Yeu Chen, Wuu Yang and W. C. Hsu. A static binary translator for efficient migration of arm based applications. In Proceedings of the 6th Workshop on Optimizations for DSP and Embedded Systems, April 2008.
14. A. Krishnaswamy and R. Gupta. Profile guided selection of arm and thumb instructions. ACM SIGPLAN Notices, 37(7):56-64, 2002.
15. C. Kruegel, W. K. Robertson, F. Valeur, and G. Vigna. Static disassembly of obfuscated binaries. In USENIX Security Symposium, pages 255-270, 2004.
16. R. W. Moore, J. A. Baiocchi, B. R. Childers, J. W. Davidson, and J. D. Hiser. Addressing the challenges of dbt for the arm architecture. In Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, LCTES '09, pages 147-156, New York, NY, USA, 2009. ACM.
17. B. Schwarz, S. Debray, and G. Andrews. Disassembly of executable code revisited. In Reverse Engineering, 2002. Proceedings. Ninth Working Conference on, pages 45-54. IEEE, 2002.
18. K. Scott, N. Kumar, S. Velusamy, B. Childers, J. W. Davidson, and M. L. Soffa. Retargetable and reconfigurable software dynamic translation. In Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, CGO '03, pages 36-47, Washington, DC, USA, 2003. IEEE Computer Society.
19. B.-Y. Shen, J.-Y. Chen, W.-C. Hsu, and W. Yang. Llbt: an llvmbased static binary translator. In Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems, CASES '12, pages 51-60, New York, NY, USA, 2012. ACM.
20. R. L. Sites, A. Chernoff, M. B. Kirk, M. P. Marks, and S. G. Robinson. Binary translation. Commun. ACM, 36:69-81, February 1993.
21. J. Smith and R. Nair. Virtual machines: versatile platforms for systems and processes. Morgan Kaufmann, 2005.
22. C. Zheng and C. Thompson. Pa-risc to ia-64: Transparent execution, no recompilation. Computer, 33:47-52, March 2000.