A dynamic binary instrumentation engine for the ARM architecture

CASES 2006: International Conference on Compilers, Architecture and Synthesis for Embedded Systems

Volumn , Issue , 2006, Pages 261-270

  Hazelwood, Kim ^a   Klauser, Artur ^b  

^a UNIVERSITY OF VIRGINIA   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Binary instrumentation; Dynamic translation; Embedded architectures; Pin

Indexed keywords

DYNAMIC BINARY INSTRUMENTATION (DBI); DYNAMIC TRANSLATION; RUNTIME;

COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; PROGRAM PROCESSORS;

BINARY SEQUENCES;

EID: 34547190178     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1176760.1176793     Document Type: Conference Paper

References (32)

1. E. R. Altman, M. Gschwind, S. Sathaye, S. Kosonocky, A. Bright, J. Fritz, P. Ledak, D. Appenzeller, C. Agrícola, and Z. Filan. BOA: The architecture of a binary translation processor. IBM Research Report RC 21665, Dec 2000.
2. D. F. Bacon, P. Cheng, and D. Grove. Garbage collection for embedded systems. In 4th ACM International Symposium on Embedded Software, pages 125-136, Sep 2004.
3. V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: A transparent dynamic optimization system. In ACM Conference on Programming Language Design and Implementation, pages 1-12, Jun 2000.
4. L. Baraz, T. Devor, O. Etzion, S. Goldenberg, A. Skaletsky, Y. Wang, and Y. Zemach. IA-32 execution layer: a two-phase dynamic translator designed to support ia-32 applications on itanium-based systems. In 36th Intl. Symp. on Microarchitecture, pages 191-201, Dec 2003.
5. D. Bruening and S. Amarasinghe. Maintaining consistency and bounding capacity of software code caches. In 3rd Intl. Symp. on Code Generation and Optimization, Mar 2005.
6. D. Bruening, T. Garnett, and S. Amarasinghe. An infrastructure for adaptive dynamic optimization. In First Intl. Symp. on Code Generation and Optimization, pages 265-275, Mar 2003.
7. C. Cifuentes, B. Lewis, and D. Ung. Walkabout - a retargetable dynamic binary translation framework. Technical Report TR2002-106, Sun Microsystems Laboratories, Jan 2002.
8. B. Cmelik and D. Keppel. Shade: A fast instruction-set simulator for execution profiling. ACM SIGMETRICS Performance Evaluation Review, 22(1):128-137, May 1994.
9. M. Debbabi, A. Gherbi, L. Ketari, C. Talhi, N. Tawbi, H. Yahyaoui, and S. Zhioua. A dynamic compiler for embedded java virtual machines. In 3rd International Symposium on Principles and Practice of Programming in Java, pages 100-106, Jun 2004.
10. M. Debbabi, A. Gherbi, L. Ketari, C. Talhi, H. Yahyaoui, and S. Zhioua. A synergy between efficient interpretation and fast selective dynamic compilation for the acceleration of embedded java virtual machines. In 3rd International Symposium on Principles and Practice of Programming in Java, pages 107-113, Jun 2004.
11. M. Debbabi, A. Mourad, and N. Tawbi. Armed e-bunny: a selective dynamic compiler for embedded java virtual machine targeting arm processors. In ACM Symposium on Applied Computing, pages 874-878, Mar 2005.
12. J. C. Dehnert, B. K. Grant, J. P. Banning, R. Johnson, T. Kistler, A. Klaiber, and J. Mattson. The transmeta code morphing software: Using speculation, recovery, and adaptive retranslation to address real-life challenges. In First Intl. Symp. on Code Generation and Optimization, pages 15-24, Mar 2003.
13. G. Desoli, N. Mateev, E. Duesterwald, P. Faraboschi, and J. A. Fisher. Deli: A new run-time control point. In 35th Intl. Symp. on Microarchitecture, pages 257-268, 2002.
14. E. Duesterwald and V. Bala. Software profiling for hot path prediction: Less is more. In 12th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 202-211, Oct 2000.
15. K. Ebcioglu and E. Altaian. DAISY: Dynamic compilation for 100% architectural compatibility. In 24th Intl. Symp. on Computer Architecture, pages 26-37, Jun 1997.
16. P. Griffin, W. Srisa-an, and J. M. Chang. An energy efficient garbage collector for java embedded devices. In Conference on Languages, Compilers, and Tools for Embedded Systems, pages 230-238, 2005.
17. A. Guha, K. Hazelwood, and M. L. Soffa. Reducing exit stub memory consumption in code caches. In High Performance Embedded Architectures and Compilers, Jan 2007.
18. K. Hazelwood and R. Cohn. A cross-architectural interface for code cache manipulation. In 6th Intl. Symp. on Code Generation and Optimization, pages 17-27, New York, NY, Mar 2006.
19. K. Hazelwood and J. E. Smith. Exploring code cache eviction granularities in dynamic optimization systems. In 2nd Intl. Symp. on Code Generation and Optimization, pages 89-99, Palo Alto, CA, Mar 2004.
20. K. Hazelwood and M. D. Smith. Generational cache management of code traces in dynamic optimization systems. In 36th Intl. Symp. on Microarchitecture, pages 169-179, San Diego, CA, Dec 2003.
21. Intel. Pin web pages. http://rogue.colorado.edu/Pin.
22. D. R. Kaeli and P. G. Emma. Branch history table prediction of moving target branches due to subroutine returns. In 18th Intl. Symp. on Computer Architecture, pages 34-42, 1991.
23. C.-K. Luk, R. Cohn, R. Muta, H. Paul, A. Klauser, G. Lowney, S. Wallace, V. Janapareddi, and K. Hazelwood. Pin: Building customized program analysis tools with dynamic instrumentation. In ACM Conference on Programming Language Design and Implementation, pages 190-200, Chicago, IL, Jun 2005.
24. M. Mamidipaka and N. Dutt. On-chip stack based memory organization for low power embedded architectures. In Conference on Design, Automation and Test in Europe, pages 1082-1087, 2003.
25. M. Moudgill, J.-D. Wellman, and J. H. Moreno. Environment for powerpc microarchitecture exploration. IEEE Micro, 19(3):15-25, 1999.
26. N. Nethercote and J. Seward. Valgrind: A program supervision framework. Electronic Notes in Theoretical Computer Science, 89(2), 2003.
27. J. Palm, H. Lee, A. Diwan, and J. E. B. Moss. When to use a compilation service? In Conference on Languages, Compilers, and Tools for Embedded Systems, pages 194-203, 2002.
28. U. P. Schultz, K. Burgaard, F. G. Christensen, and J. L. Knudsen. Compiling java for low-end embedded systems. In Conference on Languages, Compilers, and Tools for Embedded Systems, pages 42-50, 2003.
29. K. Scott, N. Kumar, S. Velusamy, B. Childers, J. Davidson, and M. L. Soffa. Reconfigurable and retargetable software dynamic translation. In First Intl. Symp. on Code Generation and Optimization, pages 36-47, Mar 2003.
30. N. Shaylor, D. N. Simon, and W. R. Bush. A java virtual machine architecture for very small devices. In Conference on Languages, Compilers, and Tools for Embedded Systems, pages 34-41, Jun 2003.
31. Q. Wu, V. J. Reddi, Y. Wu, D. Connors, D. Brooks, M. Martonosi, and D. W. Clark. A dynamic compilation framework for controlling microprocessor energy and performance. In 38th Intl. Symp. on Microarchitecture, pages 271-282, Nov 2005.
32. S. Zhou, B. R. Childers, and M. L. Soffa. Planning for code buffer management in distributed virtual execution environments. In 1st ACM/USENIX International Conference on Virtual Execution Environments, pages 100-109, 2005.