Fragment cache management for dynamic binary translators in embedded systems with scratchpad

CASES'07: Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2007, Pages 75-84

  Baiocchi, José ^a   Childers, Bruce R ^a   Davidson, Jack W ^b   Hiser, Jason D ^b   Misurda, Jonathan ^a  

^a University of Pittsburgh

^b University of Virginia

Author keywords

Dynamic binary translation; Embedded systems; Scratchpad

Indexed keywords

DYNAMIC BINARY TRANSLATION (DBT); SCRATCHPAD MEMORY; TRANSLATED CODES;

CODES (SYMBOLS); COST EFFECTIVENESS; EMBEDDED SYSTEMS; PROGRAM TRANSLATORS;

CACHE MEMORY;

EID: 38849200961     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1289881.1289898     Document Type: Conference Paper

References (27)

1. T. Austin, E. Larson, and D. Ernst, "SimpleScalar: An Infrastructure for Computer System Modeling", IEEE Computer, Vol. 35, No. 2, February 2002.
2. V. Bala, E. Duesterwald, and S. Banerjia, "Dynamo: A transparent dynamic optimization, system", Programming Language Design and Implementation, 2000.
3. D. Bruening, T. Garnett and S. Amarasinghe, "An infrastructure for adaptive dynamic optimization", Int'l. Symp. on Code Generation and Optimization, 2003.
4. D. Bruening and S. Amarasinghe, "Maintaining Consistency and Boundary Capacity of Software Code Caches", Int'l. Symp. on Code Generation and Optimization, 2005.
5. D. Bruening, V. Kiriansky, T. Garneet and S. Banerji, "Thread-Shared Software Code Caches", Int'l. Symp. on Code Generation and Optimization, 2006.
6. G. Desoli, N. Mateev, E. Duesterwald, P. Faraboschi, and J. A. Fisher, "DELI: A new run-time control point", Int'l.Symp. on Microarchitecture, 2002.
7. B. Egger, C. Kin, C. Jang, Y. Nam, J. Lee and S. L. Min, "A Dynamic Code Placement Technique for Scratchpad Memory Using Postpass Optimization", Conf. Compilers, Architecture, and Synthesis for Embedded Systems, 2006.
8. B. Egger, J. Lee and H. Shin, "Scratchpad Memory Management for Portable Systems with a Memory Management Unit", Conf. Embedded Software, 2006
9. A. Guha, K. Hazelwood and M. L. Soffa, "Reducing Exit Stub Memory Consumption in Code Caches", High Performance Embedded Architectures and Compilers, 2007.
10. M. R Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "MiBench: A Free Commercially Representative Embedded Benchmark Suite", IEEE 4th Workshop on Workload Characterization, 2001.
11. K. Hazelwood and M. D. Smith, "Managing Bounded Code Caches in Dynamic Binary Optimization Systems", ACM on Architecture and Code Optimization, Vol. 3, No. 3, September 2006.
12. J. D. Hiser, D. Williams, W. Hu, J. W. Davidson, J. Mars and B. R. Childers, "Evaluating Indirect Branch Handling Mechanisms in. Software Dynamic Translation Systems", Int'l. Symp. on Code Generation and Optimization, 2007.
13. J. D. Hiser, D. Williams, A. Filipi, J. W. Davidson and B. R. Childers, "Evaluating Fragment Creation. Policies for SDT Systems", Virtual Execution Environments Conf. 2006.
14. Intel, Intel PXA27x Processor Family, document number 280004-002, August 2004.
15. N. P. Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers", Int'l. Symp. on Computer Architecture, 1990.
16. T. Kemp, R. Montoye, J. Harper, J. Palmer, and D. Auerbach, "A decompression core for PowerPC", IBM Journal of Research and Development, 42(6), Nov. 1998.
17. V. Kiriansky, D. Bruening and S. Amarasinghe, "Secure execution via program shepherding", USENIX Security, 2002.
18. C. Luk, R. Cohn, R. Muth, et. al, "Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation", Conf. on Programming Design and Implementation, 2005.
19. J. E. Miller and A. Agarwal, "Software-based Instruction Caching for Embedded Processors", Conf. on Architectural Support for Programming Languages and Operating Systems, 2006.
20. N. Nguyen, A. Dominguez and R. Barua, "Memory Allocation for Embedded Systems with a Compile-Time-Unknown Scratch-Pad Size", Conf. Compilers, Architecture, and Synthesis for Embedded Systems, 2005
21. K. Scott, N. Kumar, S. Veluswamy, B. Childers, J. Davidson, M. L. Soffa, "Reconfigurable and retargetable software dynamic translation", Symp. on Code Generation and Optimization, 2003.
22. K. Scott and J. Davidson, "Safe virtual execution using software dynamic translation", Annual Computer Security Applications Conference, 2002.
23. S. Shogan and B. R. Childers. "Compact Binaries with Code Compression in a Software Dynamic Translator," Conf. Design Automation and Test in Europe, 2004.
24. S. Sridhar, J. S. Shapiro, E. Northup, P. P. Bungale, "HDTrans: An open source, low-level dynamic instrumentation system", Virtual Execution Environments Conf, 2006.
25. S. Steinke, L.Wehmeyer, B. Lee and P. Marwedel, "Assigning Program and Data Objects to Scratchpad for Energy Reduction", Conf. Design, Automation and Test in Europe, 2002
26. Q. Wu, M. Martonosi, D. W. Clark, Y. Reddi, D. Connors, Y. Wu, J. Lee, and D. Brooks, "A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance", Int'l. Symp. on Microarchitecture, 2005.
27. S. Zhou, B. R. Childers, and M. L. Soffa. Planning for Code Buffer Management in Distributed Virtual Execution Environments, Virtual Execution Environments Conf, 2005.