The MorphoSys dynamically reconfigurable system-on-chip

Proceedings of the 1st NASA/DoD Workshop on Evolvable Hardware

Volumn , Issue , 1999, Pages 152-160

  Lu, Guangming ^a   Singh, H ^a   Lee, Ming Hau ^a   Bagherzadeh, N ^a   Kurdahi, F J ^a   Filho, E M C ^b   Castro Alves, V ^b  

^a University of California at Irvine   (United States)

^b FEDERAL UNIVERSITY OF RIO DE JANEIRO   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; GENERAL PURPOSE COMPUTERS; HARDWARE; NASA; PROGRAMMABLE LOGIC CONTROLLERS; REDUCED INSTRUCTION SET COMPUTING; SYSTEM-ON-CHIP;

DIFFERENT CLASS; DYNAMIC RECONFIGURABILITY; DYNAMICALLY RECONFIGURABLE SYSTEMS; EVOLVABLE HARDWARE; GENERAL PURPOSE PROCESSORS; IMPORTANT FEATURES; PROGRAMMABILITY; RISC PROCESSORS;

COMPUTER HARDWARE;

EID: 84892114442     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EH.1999.785447     Document Type: Conference Paper

References (20)

1. H. de Garis, "LSL evolvable hardware workshop report, " ATR, Japan, Tech. Rep., Oct. 1995.
2. T. Higuchi, M. Iwata, I. Kajitani, H. Iba, T. Furuya, and B. Manderick, "Evolvable hardware and its applications to pattern recognition and fault-Tolerant systems, " in Toward Evolvable Hardware: The Evolution-Ary Engineering Approach, vol. 1062, E. Sanchez and M. Tomassini, Eds. Berlin, Germany: Springer-Verlag, 1996, pp. 118-135.
3. X. Yao, Tetsuya Higuchi, " Promises and Challenges of Evolvable Hardware", IEEE TRANSACTIONS ON SYSTEMS, MAN, AND CYBERNETICS-PART C: APPLICATIONS AND REVIEWS, VOL. 29, NO. 1, FEBRUARY 1999. pp. 87-97.
4. W. H. Mangione-Smith et al., "Seeking Solutions in Configurable Computing", IEEE Computer, Dec. 1997, pp. 38-43.
5. M. Gokhale, W. Holmes, A. Kopser, S. Lucas, R. Minnich, D. Sweely, D. Lopresti, "Building and Using a Highly Parallel Programmable Logic Array, " IEEE Computer, pp. 81-89, Jan. 1991.
6. P. Bertin, D. Roncin, and J. Vuillemin, "Introduction to Programmable Active Memories, " in Systolic Array Processors, Prentice Hall, 1989, pp. 300-309
7. E. Tau, D. Chen, I. Eslick, J. Brown and A. DeHon, "A First Generation DPGA Implementation, " FPD?95, Canadian Workshop of Field-Prog. Devices, May 1995.
8. J. R. Hauser and J. Wawrzynek, "Garp: A MIPS Processor with a Reconfigurable Co-processor, " Proc. of the IEEE Symposium on FPGAs for Custom Computing Machines, 1997.
9. D. Chen , J. Rabaey, "Reconfigurable Multi-processor IC for Rapid Prototyping of Algorithmic-Specific High-Speed Datapaths, " IEEE Journal of Solid-State Circuits, V. 27, No. 12, Dec 92
10. E. Mirsky and A. DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources, " Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, 1996, pp.157-66.
11. C. Ebeling, D. Cronquist, and P. Franklin, "Configurable Computing: The Catalyst for High-Performance Architectures, " Proeedings of IEEE Internatinoal Conference on Application-specific Systems, Architectures and Processors, July 1997, pp. 364-72.
12. T. Miyamori and K. Olukotun, "A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications, " Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines, April 1998
13. J. Babb, M. Frank, V. Lee, E. Waingold, R. Barua, M. Taylor, J. Kim, S. Devabhaktuni, A. Agrawal, "The RAW Benchmark Suite: computation structures for generalpurpose computing, " Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 97, 1997, pp. 134-43.
14. S. Brown, J. Rose, "Architecture of FPGAs and CPLDs: A Tutorial", IEEE Design and Test of Computers, Vol. 13, No. 2, 1996, pp.52-57.
15. W-H Chen, C. H. Smith and S. C. Fralick, "A Fast Computational Algorithm for the Discrete Cosine Transform, " IEEE Trans. on Comm., Vol. COM-25, No. 9, September 1977, pp. 1004-1009.
16. Application Notes for Pentium MMX, found at URL http://developer.intel.com/drg/mmx/appnotes.
17. T. Arai et al., V830R/AV: "Embedded Multimedia Superscalar RISC Processor", IEEE Micro, Mar./Apr. 1998, pp. 36-47.
18. F. Bonimini et al., "Implementing an MPEG2 Video Decoder Based on TMS320C80 MVP", SPRA 332, Texas Instruments, Sept. 1996.
19. C. Hsieh, T. Lin, "VLSI Architecture For Block Matching Motion Estimation Algorithm", IEEE Transaction on CSVT, Vol. 2, June, 1992.
20. K-M Yang, M-T Sun, and L. Wu, "A Family of VLSI Designs for Motion Compensation Block Matching Algorithm", IEEE Transaction on Circuits and Systems. Vol. 36. No.10, Oct 1989.