Memory-hazard-aware k-buffer algorithm for order-independent transparency rendering

IEEE Transactions on Visualization and Computer Graphics

Volumn 20, Issue 2, 2014, Pages 238-248

  Zhang, Nan ^a  

^a Lockheed Martin Company   (United States)

Author keywords

error checking code; graphics processor; memory hazard; Transparency rendering; visibility sort; volume visualization

Indexed keywords

ERROR CORRECTION CODING; ERROR-CHECKING; GRAPHICS PROCESSOR; MASSIVE PARALLELISM; ORDER-INDEPENDENT TRANSPARENCIES; ORIGINAL ALGORITHMS; TRANSPARENT SURFACES; VOLUME VISUALIZATION;

APPLICATION PROGRAMMING INTERFACES (API); COMPUTER GRAPHICS; ERROR CORRECTION; HAZARDS; TRANSPARENCY;

ALGORITHMS;

EID: 84891539475     PISSN: 10772626     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVCG.2013.72     Document Type: Article

References (16)

1. L. Bavoil, S.P. Callahan, A. Lefohn, J.L.D. Comba, and C.T. Silva, "Multi-Fragment Effects on the GPU Using the K-Buffer," Proc. ACM SIGGRAPH Symp. Interactive 3D Graphics and Games, pp. 97-104, 2007.
2. L. Bavoil and K. Myers, "Order Independent Transparency with Dual Depth Peeling," technical report, Nvidia Corporation, 2008.
3. S. Callahan, M. Ikits, J.L.D. Comba, and C. Silva, "Hardware- Assisted Visibility Sorting for Unstructured Volume Rendering," IEEE Trans. Visualization and Computer Graphics, vol. 11, no. 3, pp. 285-295, May 2005. (Pubitemid 40542049)
4. L. Carpenter, "The A-Buffer, an Antialiased Hidden Surface Method," ACM SIGGRAPH Computer Graphics, vol. 18, pp. 103-108, 1984. (Pubitemid 15495552)
5. E. Enderton, E. Sintorn, P. Shirley, and D. Luebke, "Stochastic Transparency," IEEE Trans. Visualization and Computer Graphics, vol. 17, no. 8, pp. 1036-1047, Aug. 2011.
6. C. Everitt, "Interactive Order-Independent Transparency," technical report, Nvidia Corporation, 2001.
7. B. Liu, L. Wei, and Y. Xu, "Multi-Layer Depth Peeling via Fragment Sort," Technical Report MSR-TR-2006-81, Microsoft Research Asia, 2006.
8. F. Liu, M.-C. Huang, X. Liu, and E. Wu, "Efficient Depth Peeling via Bucket Sort," Proc. ACM SIGGRAPH Symp. High Performance Graphics, pp. 51-57, 2009.
9. F. Liu, M.-C. Huang, X. Liu, and E. Wu, "Freepipe: A Programmable Parallel Rendering Architecture for Efficient Multi-Fragment Effects," Proc. ACM SIGGRAPH Symp. Interactive 3D Graphics and Games, pp. 75-82, 2010.
10. W.R. Mark and K. Proudfoot, "The F-Buffer: A Rasterization-Order FIFO Buffer for Multi-Pass Rendering," Proc. ACM SIGGRAPH/EUROGRAPHICS Workshop Graphics Hardware, pp. 57-64, 2001.
11. K. Myers and L. Bavoil, "Stencil Routed A-Buffer," Proc. ACM SIGGRAPH Technical Sketches, 2007.
12. "NVIDIA's Next Generation CUDA Compute Architecture: Kepler GK110," http://www.nvidia.com/content/PDF/kepler/NVIDIA-Kepler-GK110- Architecture-Whitepaper.pdf, NVIDIA, 2012.
13. M. Salvi, J. Montgomery, and A. Lefohn, "Adaptive Transparency," Proc. ACM SIGGRAPH Symp. High Performance Graphics, pp. 119-126, 2011.
14. C. Shannon, "A Mathematical Theory of Communication," Bell System Technical J., vol. 27, pp. 379-423, 623-656, 1948.
15. C.M. Wittenbrink, "R-Buffer: A Pointerless A-Buffer Hardware Architecture," Proc. ACM SIGGRAPH/EUROGRAPHICS Workshop Graphics Hardware, pp. 73-80, 2001. (Pubitemid 33046560)
16. J.C. Yang, J. Hensley, H. Grü n, and N. Thibieroz, "Real-Time Concurrent Linked List Construction on the GPU," Computer Graphics Forum, vol. 29, no. 4 pp. 1297-1304, 2010.