Efficient depth peeling via bucket sort

Proceedings of the SIGGRAPH/Eurographics Workshop on Graphics Hardware

Volumn , Issue , 2009, Pages 51-57

  Liu, Fang ^a   Huang, Meng Cheng ^a   Liu, Xue Hui ^a   Wu, En Hua ^a,b  

^a INSTITUTE OF GEOLOGY AND GEOPHYSICS   (China)

^b UNIVERSITY OF MACAU   (Macao)

Author keywords

Bucket sort; Depth peeling; Graphics hardware; Histogram equalization; Max Min blending; Multiple render target (MRT); Order independent transparency (OIT)

Indexed keywords

BUCKET SORT; DEPTH PEELING; GRAPHICS HARDWARE; HISTOGRAM EQUALIZATIONS; MAX/MIN BLENDING; MULTIPLE RENDER TARGET; ORDER INDEPENDENT TRANSPARENCY (OIT);

BLENDING; GEOMETRY; GRAPHIC METHODS; PIXELS; TRANSPARENCY;

ALGORITHMS;

EID: 78651285278     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. BAVOIL, L., AND MYERS, K. 2008. Order independent transparency with dual depth peeling. Tech. rep., NVIDIA Corporation.
2. BAVOIL, L., CALLAHAN, S. P., LEFOHN, A., AO L. D. COMBA, J., AND SILVA, C. T. 2007. Multi-fragment effects on the gpu using the k-buffer. In Proceedings of the 2007 symposium on Interactive 3D graphics and games, 97-104.
3. CARPENTER, L. 1984. The a-buffer, an antialiased hidden surface method. In Proceedings of the 11th annual conference on Computer graphics and interactive techniques, 103-108.
4. CARR, N., MECH, R., AND MILLER, G. 2008. Coherent layer peeling for transparent high-depth-complexity scenes. In Proceedings of the 23rd ACM SIGGRAPH/EUROGRAPHICS symposium on Graphics hardware, 33-40.
5. CATMULL, E. E. 1974. A Subdivision Algorithm for Computer Display of Curved Surfaces. PhD thesis, University of Utah.
6. EISEMANN, E., AND DÉCORET, X. 2006. Fast scene voxelization and applications. In SIGGRAPH 2006 Sketches.
7. EVERITT, C. 2001. Interactive order-independent transparency. Tech. rep., NVIDIA Corporation.
8. GOVINDARAJU, N. K., HENSON, M., LIN, M. C., AND MANOCHA, D. 2005. Interactive visibility ordering and transparency computations among geometric primitives in complex environments. In Proceedings of the 2005 symposium on Interactive 3D graphics and games, 49-56.
9. HOUSTON, M., PREETHAM, A., AND SEGAL, M. 2005. A hardware f-buffer implementation. Tech. rep., Stanford University.
10. JOUPPI, N. P., AND CHANG, C.-F. 1999. Z3 : an economical hardware technique for high-quality antialiasing and transparency. 85-93.
11. LIU, B.-Q., WEI, L.-Y., AND XU, Y.-Q. 2006. Multi-layer depth peeling via fragment sort. Tech. rep., Microsoft Research Asia.
12. MAMMEN, A. 1989. Transparency and antialiasing algorithms implemented with the virtual pixel maps technique. IEEE Computer Graphics and Applications 9, 4, 43-55.
13. MARK, W. R., AND PROUDFOOT, K. 2001. The f-buffer: a rasterization-order fifo buffer for multi-pass rendering. In Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware, 57-64.
14. MYERS, K., AND BAVOIL, L. 2007. Stencil routed a-buffer. ACM SIGGRAPH 2007 Technical Sketch Program.
15. NVIDIA. 2005. Gpu programming exposed: the naked truth behind nvidia's demos. Tech. rep., NVIDIA Corporation.
16. WEXLER, D., GRITZ, L., ENDERTON, E., AND RICE, J. 2005. Gpu-accelerated high-quality hidden surface removal. In Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware, 7-14.
17. WITTENBRINK, C. M. 2001. R-buffer: a pointerless a-buffer hardware architecture. In Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware, 73-80.