Moore's law: The first ending and a new beginning

Computer

Volumn 46, Issue 12, 2013, Pages 48-53

  Chien, Andrew A ^a   Karamcheti, Vijay ^b  

^a UNIVERSITY OF CHICAGO   (United States)

^b Virident Systems   (United States)

Author keywords

eMLC; flash memory; MLC; Moore's law; multilayer cells; semiconductor research

Indexed keywords

ADAPTIVE MANAGEMENT; EMLC; FLASH MEMORY SCALING; MINIMAL COST; MLC; MOORE'S LAW; STORAGE TECHNOLOGY;

COMPUTER SCIENCE; COMPUTERS;

FLASH MEMORY;

EID: 84891505059     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.2013.431     Document Type: Review

References (19)

1. G.E. Moore, "Cramming More Components onto Integrated Circuits," Electronics, vol. 38, no. 8, 1965, pp. 114-117.
2. R. Dennard et al., "Design of Ion-Implanted MOSFETs with Very Small Physical Dimensions," IEEE J. Solid State Circuits, vol. 9, no. 5, 1974, pp. 256-268.
3. S. Borkar and A. Chien, "The Future of Microprocessors," Comm. ACM, vol. 54, no. 5, 2011, pp. 67-77.
4. "Intel and Micron Extend NAND Flash Technology Leadership, Introduce Industry's Smallest, Most Advanced 20-Nanometer Process," Intel Newsroom, 14 April 2011; http://newsroom.intel.com/community/intel-newsroom/blog/2011/04/ 14/intel-micron-extend-nand-flash-technol-ogy-leadership-introduce-industrys- smallest-most-ad-vanced-20-nanometer-process.
5. G.W. Burr et al., "An Overview of Candidate Device Technologies for Storage-Class Memory," IBM J. Research and Development, vol. 52, nos. 4-5, 2008, pp. 449-464.
6. P. Wong et al., "Phase Change Memory," Proc. IEEE, vol. 98, no. 12, 2010, pp. 2201-2227.
7. S. Cueff et al., "Resistive Switching in Silicon Suboxide Films," J. Applied Physics, vol. 111, no. 7, 2012; doi:10.1063/1.3701581.
8. M.J. Kang et al., "Pram Cell Technology and Characterization in 20nm Node Size," Proc. Int'l Electron Devices Meeting (IEDM 11), IEEE, 2011, pp. 3.1.1-3.1.4.
9. President's Council of Advisors on Science and Technology, "Progress in Algorithms Beats Moore's Law," Designing a Digital Future: Federally Funded Research and Development in Networking and Information Technology, report to the President and Congress, Dec. 2010, p. 71.
10. Federal Communications Commission, Mobile Broadband: The Benefits of Additional Spectrum, tech. paper, Dec. 2010.
11. E. Gal and S. Toledo, "Algorithms and Data Structures for Flash Memories," ACM Computing Surveys, vol. 37, no. 2, 2005, pp. 138-163. (Pubitemid 41527575)
12. R. Gallager, Information Theory and Reliable Communication, Wiley, 1968.
13. D. Roberts, T. Kgil, and T. Mudge, "Integrating NAND Flash Devices onto Servers," Comm. ACM, vol. 52, no. 4, 2009, pp. 98-103.
14. P. Kogge et al., Exascale Computing Study: Technology Challenges in Achieving Exascale Systems, DARPA-IPTO, 2008.
15. Nat'l Security Agency Advanced Computing Systems, Inter-Agency Workshop on HPC Resilience at Extreme Scale, summary report, 2012; http://institute.lanl. gov/resilience/docs/Inter-AgencyResilienceReport.pdf.
16. A. DeHon, N. Carter, and H. Quinn, eds., Final Report for CCC Cross-Layer Reliability Visioning Study, 3 Mar. 2011; www.cra.org/ccc/xlayer.php.
17. E. Mintarno et al., "Self-Tuning for Maximized Lifetime Energy-Efficiency in the Presence of Circuit Aging," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 5, 2011, pp. 770-773.
18. T. Austin et al., "Opportunities and Challenges for Better than Worst Case Design," Proc. 10th Asia and South Pacific Design Automation Conf. (ASPDAC 05), vol. 1, IEEE, 2005, pp. I/2-I/7.
19. A.B. Kahng et al., "Slack Redistribution for Graceful Degradation under Voltage Overscaling," Proc. 15th Asia and South Pacific Design Automation Conf. (ASPDAC 10), IEEE, 2010, pp. 825-831.