Automatic generation of cycle-approximate TLMs with timed RTOS model support

IFIP Advances in Information and Communication Technology

Volumn 310, Issue , 2009, Pages 66-76

  Hwang, Yonghyun ^a   Schirner, Gunar ^b   Abdi, Samar ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b NORTHEASTERN UNIVERSITY   (United States)

^c Civil and Environmental Engineering   (Canada)

Author keywords

Timed RTOS Modeling; Transaction Level Modeling

Indexed keywords

EMBEDDED SYSTEMS; MEMORY ARCHITECTURE; PIPELINE PROCESSING SYSTEMS;

AUTOMATIC GENERATION; AUTOMATICALLY GENERATED; DYNAMIC SCHEDULING; INTERPROCESS COMMUNICATION; RTOS MODELING; TIMING ANNOTATIONS; TRANSACTION LEVEL MODELING; TRANSACTION LEVEL MODELS;

C (PROGRAMMING LANGUAGE);

EID: 84889067899     PISSN: 18684238     EISSN: 1868422X     Source Type: Book Series    
DOI: 10.1007/978-3-642-04284-3_7     Document Type: Conference Paper

References (20)

1. Austin, T., Larson, E., Ernst, D.: Simplescalar: an infrastructure for computer system modeling. Computer 35(2), 59–67 (2002)
2. Bammi, J.R., Kruijtzer, W., Lavagno, L.: Software Performance Estimatioin Strategies in a System-Level Design Tool. In: CODES, San Diego, USA (2000)
3. Cai, L., Gerstlauer, A., Gajski, D.: Retargetable Profiling for Rapid, Early System- Level Design Space Exploration. In: DATE, San Diego, USA (June 2004)
4. Cho, Y., Zergainoh, N.-E., Choi, K., Jerraya, A.A.: Low Runtime-Overhead Software Synthesis for Communicating Concurrent Processes. In: RSP, Porto Alegre, Brazil (2007)
5. Chung, M.-K., Na, S., Kyung, C.-M.: System-Level Performance Analysis of Embedded System using Behavioral C/C++ model. In: VLSI-TSA-DAT, Hsinchu, Taiwan (2005)
6. ESE: Embedded Systems Environment, http://www.cecs.uci.edu/~ese
7. Gajski, D.D., Zhu, J., Domer, R., Gerstlauer, A., Zhao, S.: SpecC: Specification Language and Design Methodology. Kluwer Academic Publishers, Dordrecht (2000)
8. Gerstlauer, A., Yu, H., Gajski, D.D.: Rtos modeling for system level design. In: Proceedings of the Design, Automation and Test in Europe (DATE) Conference, Munich, Germany (March 2003)
9. Grotker, T., Liao, S., Martin, G., Swan, S.: System Design with SystemC. Kluwer Academic Publishers, Dordrecht (2002)
10. Honda, S., et al.: RTOS-Centric Hardware/Software Cosimulator for Embedded System Design. Stockholm (2004)
11. Hwang, Y., Abdi, S., Gajski, D.: Cycle-approximate Retargetable Performance Estimation at the Transaction Level. In: DATE, Munich, Germany (March 2008)
12. Kempf, T., Karuri, K., Wallentowitz, S., Ascheid, G., Leupers, R., Meyr, H.: A SW Performance Estimation Framework for Early System-Level-Design using Finegrained Instrumentation. In: DATE, Munich, Germany (March 2006)
13. Lajolo, M., Lazarescu, M., Sangiovanni-Vincentelli, A.: A Compilation-based Software Estimation Scheme for Hardware/Software Co-simulation. In: CODES, Rome (1999)
14. Lee, J.-Y., Park, I.-C.: Time Compiled-code Simulation of Embedded Software for Performance Analysis of SOC design. In: DAC, New Orleans, USA (June 2002)
15. LLVM (Low Level Virtual Machine) Compiler Infrastructure Project, http://www.llvm.org
16. Posadas, H., et al.: RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model 10(4), 209–227 (December 2005)
17. Russell, J.T., Jacome, M.F.: Architecture-level Performance Evaluation of Component-based Embedded Systems. In: DAC, Anaheim, USA (June 2003)
18. Xilinx. OS and Libraries Document Collection (2006)
19. Xilinx. MicroBlaze Processor Reference Manual (2007)
20. Zabel, H., Muller, W., Gerstlauer, A.: Accurate RTOS modeling and analysis with SystemC. In: Ecker, W., Muller, W., Domer, R. (eds.) Hardware Dependent Software: Principles and Practice (2009)