A fast self-convergent flash-memory programming scheme for MV and analog data storage

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 4, Issue , 2001, Pages 930-933

  Yamasaki, T ^a   Suzuki, A ^a   Kobayashi, D ^b   Shibata, T ^b  

^a School of Engineering   (United States)

^b UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CHANNEL HOT ELECTRON INJECTION; DATA STORAGE; DATA WRITING; FEEDBACK MECHANISMS; FLOATING-GATES; MEMORY CELL; MOS MEMORY; REAL TIME MONITORING;

EID: 84888070325     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.922391     Document Type: Conference Paper

References (9)

1. T. Shibata and T. Nakai, N. M. Yu Y. Yamashita, M. Konda, and T. Ohmi. "Advances in' neuron-MOS applications." in ISSCC Dig. Tech. Papelas. SA 18.4. pp.304-305, Feb. 1996
2. H.V.Tran. T. Blyth, D. Sowards. L. En&, B.S.Nataraj, T. Dunne, H. Wong. V. Serin. T. Lam. H. Hazarian and G. Hu, "A 2.5V 256-level non-volatile analog storage device using EEPROM technology." Proc. of IEEE Int. Solid-State Circuits ConJ, 1996. pp. 270-271
3. M. Lanzoni. L. Briozzo, and B. Ricco, "A Novel Approach to Controlled Programming of Tunnel-Based Floating-Gate MOSFET's." IEEE Jour. Solid-State Circuits, vol. 29, no. 2. Feb. 1994.
4. H. Gotou.*'An Experimental Cinfirmation of Automatic Threshold Voltage Convergence in a Flash Memory Using Alternating Word-Line Voltage Pulses." IEEE Electron Device Lett. vol. 18, no. 10. Oct., 1997.
5. C. Diorio, P. Hasler. B.A. Minch and C. Mead "A Floating-Gate MOS Learning Array with Locally Computed Weight Updates." IEEE Truns. on ED. vol. 44, no. 12. Dec. 1997
6. C. Diorio, "A p-Channel MOS Synapse Transistor with Self-convergent Memory Writes." IEEE Trans. on ED. vol. 47. no. 2. Feb. 2000
7. M. Olkawa H. Sugawara. N. Sudo, M. Tsukiji. K. Nakagawa. M. Kawata. K. Oyama. T. Takeshima and S. Ohya "98mm super 2 3.3V 64Mb flash memory with FN-NOR type 4-level cell." ISSCC Dig. Tech. Papers. p. 39. 1996.
8. M. Wada. T. Shibata, M. Konaka, H. Iizuka. R. L. M. Dang, "A Two-Dimensional Computer Simulation of Hot Carrier Effects in MOSFETS." IEDM. pp223-226. 1981
9. Y. N. Cohen. "A Novel Floating-Gate Method for Measurement of Ultra-Low Hole and Electron Gate Currents in MOS Transistors." IEEE Electi-on Device Lett. Vol. EDL-7. pp. 561-563. 1986