Understanding the effect of PCB layout on circuit performance in a high-frequency gallium-nitride-based point of load converter

IEEE Transactions on Power Electronics

Volumn 29, Issue 4, 2014, Pages 2008-2015

  Reusch, David ^a   Strydom, Johan ^a  

^a Efficient Power Conversion Corporation   (United States)

Author keywords

DC DC power conversion; packaging; power semiconductors

Indexed keywords

CONVERTER PERFORMANCE; DC-DC POWER CONVERSION; INPUT VOLTAGE RANGES; PARASITIC INDUCTANCES; POINT-OF-LOAD CONVERTERS; POWER SEMICONDUCTORS; PRINTED CIRCUIT BOARDS (PCB); SWITCHING PERFORMANCE;

FREQUENCY CONVERTER CIRCUITS; INDUCTANCE; NITRIDES; ORGANIC POLLUTANTS; PACKAGING; POWER ELECTRONICS; SWITCHING FREQUENCY;

PRINTED CIRCUIT BOARDS;

EID: 84886679605     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2013.2266103     Document Type: Article

References (16)

1. Y. Ren, K. Yao, M. Xu, and F. C. Lee, "Analysis of the power delivery path from the 12-V VR to the microprocessor," in Proc. IEEE APEC, Feb. 2004, vol. 1, pp. 285-291.
2. M. Pavier, A. Woodworth, A. Sawle, R. Monteiro, C. Blake, and J. Chiu, "Understanding the effect of power MOSFET package parasitic on VRM circuit efficiency at frequencies above 1 MHz," in Proc. PCIM Eur., May 2003, pp. 279-284.
3. T. Hashimoto, T. Uno, Y. Satou, M. Shiraishi, T. Kawashima, and N. Matsuura, "Advanced power SiP with wireless bonding for voltage regulators," in Proc. Power Semiconductor Devices IC's (ISPSD 2007), May 27-31, pp. 125-128.
4. Z. J. Shen, D. N. Okada, F. Lin, S. Anderson, and C. Xu, "Lateral power MOSFET for megahertz-frequency, high-density DC/DC converters," IEEE Trans. Power Electron., vol. 21, no. 1, pp. 11-17, Jan. 2006.
5. A. Lidow, J. Strydom, M. de Rooij, and Y. Ma, GaN Transistors for Efficient Power Conversion, 1st ed. El Segundo, CA, USA: Power Conversion Pub., 2012.
6. N. Ikeda, S. Kaya, L. Jiang, Y. Sato, S. Kato, and S. Yoshida, "High power AlGaN/GaN HFET with a high breakdown voltage of over 1.8 kV on 4 inch Si substrates and the suppression of current collapse," in Proc. Power Semiconductor Devices and IC's (ISPSD 2008), May 18-22, pp. 287-290.
7. D. Reusch, D. Gilham, Y. Su, and F. C. Lee, "Gallium nitride based multimegahertz high density 3D point of load module," in Proc. APEC 2012, Feb., pp. 38-45.
8. A. Elbanhawy, "Effects of parasitic inductances on switching performance," in Proc. PCIM Eur., May 2003, pp. 251-255.
9. G. Nobauer, D. Ahlers, and J. Sevillano-Ruiz, "A method to determine parasitic inductances in buck converter topologies," in Proc. PCIM Eur., May 2004, pp. 37-41.
10. B. Yang and J. Zhang, "Effect and utilization of common source inductance in synchronous rectification," in Proc. IEEE APEC'05, Mar., vol. 3, pp. 1407-1411.
11. T. Hashimoto, T. Kawashima, T. Uno, Y. Satou, and N. Matsuura, "System in package with mounted capacitor for reduced parasitic inductance in voltage regulators," in Proc. 23th Annu. IEEE Appl. Power Electron. Conf. Expo. (APEC 2008), Feb. 24-28, pp. 187-191.
12. Y. Kawaguchi, T. Kawano, H. Takei, S. Ono, and A. Nakagawa, "Multi chip module with minimum parasitic inductance for new generation voltage regulator," in Proc. Power Semiconductor Devices ICs, 2005, pp. 371-374. (Pubitemid 41616259)
13. A. Ball, M. Lim, D. Gilham, and F.C. Lee, "System design of a 3D integrated non-isolated Point of Load converter," in Proc. 23th Annu. IEEE Appl. Power Electron. Conf. Expo., Feb. 24-28, 2008, pp. 181-186.
14. D. Reusch, F. C. Lee, Y. Su, and D. Gilham, "Optimization of a high density gallium nitride based non-isolated point of load module," in Proc. IEEE Energy Convers. Congr. Expo. (ECCE), Sep. 2012, pp. 2914-2920.
15. D. Reusch, "High frequency, high power density integrated point of load and bus converters," Ph.D. dissertation, Virginia Tech, Blacksburg, VA, USA, 2012.
16. Texas Instruments, "Ringing reduction techniques for NexFET high performance MOSFETs," Texas Instrum., Dallas, TX, USA, Application Rep. SLPA010, Nov. 2011.