Dynamically configurable security for SRAM FPGA bitstreams

International Journal of Embedded Systems

Volumn 2, Issue 1-2, 2006, Pages 73-85

  Bossuet, Lilian ^a   Gogniat, Guy ^a   Burleson, Wayne ^b  

^a UNIVERSITÉ DE BRETAGNE SUD   (France)

^b University of Massachusetts   (United States)

Author keywords

bitstream encryption; design security; field programmable gate arrays; partial reconfiguration and self reconfiguration; reconfigurable architecture

Indexed keywords

EID: 84886597473     PISSN: 17411068     EISSN: 17411076     Source Type: Journal    
DOI: 10.1504/ijes.2006.010166     Document Type: Article

References (34)

1. Abraham, D.G., Dolan, G.M., Double, G.P. and Stevens, J.V. (1991) ‘Transaction security system’, IBM Systems Journal, Vol. 30, No. 2, pp.206–229.
2. Altera Coporation (2004) Design Security in Stratix II Devices, White paper, Available on www.altera.com.
3. Anderson, R. and Kuhn, M. (1996) ‘Tamper resistance – a cautionary note’, Proceeding of the Second USENIX Workshop on Electronic Commerce, November 18–21, Oakland, California, USA, pp.1–11.
4. Anderson, R. and Kuhn, M. (1997) ‘Low cost attack on tamper resistant devices’, Proceeding of the 5th Workshop of Security Protocols, April 7–9, Paris, France, pp.125–136.
5. Blodget, B. and McMillan, S. (2003) ‘A lightweight approach for embedded reconfiguration of FPGAs’, Design, Automation and Test in Europe Conference and Exhibition, DATE’03, Mach 3–7, Munich, Germany.
6. Blodget, B., James-Roxby, P., Keller, E., McMillan, S. and Sundararajan, P. (2003) ‘A self-reconfiguration platform’, Proceeding of 13th International Conference on Field-Programmable Logic and Applications, FPL’2003, September, Lisbon, Portugal, pp.565–574.
7. Dandalis, A. and Prasanna, V.K. (2000) ‘An adaptive cryptographic for IPSec architectures’, Proceeding IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM’00, April, Napa, USA, pp.132–141.
8. Dandalis, A., Prasanna, K. and Rolim, J.D.P. (2000) ‘A compartive study of performances of the AES final candidates using FPGA’, Workshop on Cryptographic Hardware and Embedded Systems, August.
9. Delahaye, J.P., Gogniat, G., Roland, C. and Bomel, P. (2004) ‘Software radio and dynamic reconfiguration on a DSp/FPGA platform’, in Rykaczewski, P. and Schmidt, M. (Eds.): in special issue on Software Defined Radio of Frequenz, May-June, No. 58, pp.152–159.
10. Elbirt, A.J., Yip, W., Chetwynd, B. and Paar, C. (2000) ‘An FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists’, Proceeding of the third Advanced Encryption Standard Candidate Conference, AES3, April 12–14, New York, USA, pp.12–27.
11. Erickson, C.R., Tovana, D. and Holen, V.A. (2001) Encryption of Configuration Stream, US Patent 6 212 639, April 3.
12. Fong, R., Harper, S. and Athanas, P. (2003) ‘A versatile framework for FPGA field updates: an application of partial self-reconfiguration’, Proceeding of 14th IEEE International Workshop on Rapid System Prototyping, RSP’03, 9–11 June, San Diego, California, USA, pp.117–123.
13. Gaj, K. and Chodowiec, P. (2000) ‘Comparison of the hardware performance of the AES candidates using reconfigurable hardware’, Proceeding of the third Advanced Encryption Standard Candidate Conference, AES3, April 12–14, New York, USA.
14. Hübner, M., Ulmann, M., Weissel, F. and Becker, J. (2004) ‘Real-time configuration code decompression for dynamic FPGA self-reconfiguration’, 11th IEEE Reconfigurable Architectures Workshop, RAW 2004, Santa Fé, New Mexico, USA, 26–17 April.
15. Kean, T. (2001) ‘Secure configuration of field programmable gate array’, Proceedings IEEE Symposium on Field Programmable Custom Computing Machines (FCCM), Rohnert Park CA.
16. Kean, T. (2001) ‘Secure configuration of field programmable gate arrays’, Proceeding of 11th International Conference on Field-Programmable Logic and Applications, FPL’2001. Belfast, UK, pp.142–152.
17. Kelen, S.H. and Burnham, J.L. (2000) System and Method for PLD Bitstream Encryption, US Patent 6 118 869, September 12.
18. Lockwood, J.W., Neely, C., Zuver, C., Moscola, J., Dharmapurikar, S. and Lim, D. (2003) ‘An extensible, system-on-programmable-chip, content-aware internet firewall’, Proceeding of 13th International Conference on Field-Programmable Logic and Applications, FPL’2003, September, Lisbon, Portugal, pp.859–868
19. Mason, M.T., Kunnari, N.D. and Kuo, H.H. (2001) Secure Programmable Logic Device, US Patent 6 331 784, December 18.
20. Örs, S.B., Oswald, E. and Preneel, B. (2003) ‘Power-analysis attack on an FPGA – first experimental results’, CHES 2003, LNCS 2779, pp.35–50.
21. Pang, R.C., Wong, J., Frake, S.O., Sowards, J.W., Kondapalli, V. M., Goetting, F.E., Trimberger, S.M. and Rao, K.K. (2002) Non Volatile/Battery-Backed Key in PLD, US Patent 6 336 117, April 2.
22. QuickLogic (2002) Security in QuickLogic Devices, White Paper, Available on http://www.quicklogic.com.
23. Standaert, F.X., Örs, S.B. and Preneel, B. (2004) ‘Power-analysis on an FPGA implementation of AES’, In Joye, M. and Quisquarter, J.J. (Eds.): Proceedings of Cryptographic Hardware and Embedded Systems CHES ’2004, Lecture Note in Computer Science (LNCS), Springer-Verlag, pp.30–44.
24. Standaert, F.X., van Oldeneel tot Oldenzeel, L., Samyde, D. and Quisquater, J.J. (2003) ‘Power analysis of FPGAs: how practical is the attack’, Proceeding of 13th International Conference on Field-Programmable Logic and Applications, FPL’2003, September, Lisbon, Portugal, pp.707–711.
25. Tredennick, N. and Shimamoto, B. (2003) ‘The rise of reconfigurable systems’, Proceeding of Engineering of Reconfigurable Systems and Application, ERSA’2003, June 23–26, Las Vegas, Nevada, USA, pp.3–9.
26. Trimberger, S. (2004) ‘Virtex encrypted bitstreams’, 2nd International Workshop on Cryptographic Architectures Embedded in Reconfigurable Devices, CryptArchi 2004, Dijon, France, June 16–18.
27. Ulmann, M., Hübner, M., Grimm, B. and Becker, J. (2004) ‘An FPGA run-time system for dynamical on-demand reconfiguration’, 11th IEEE Reconfigurable Architectures Workshop, RAW 2004, Santa Fé, New Mexico, USA, 26–17 April.
28. Weaver, N. and Wawrzynek, J. (2000) ‘A comparison of the AES candidates amenability to FPGA implementation’, Proceeding of the third Advanced Encryption Standard Candidate Conference, AES3, April 12–14, New York, USA.
29. Wollinger, T. and Paar, C. (2003) ‘How secure are FPGAs in cryptographic applications’, Proceeding of 13th International Conference on Field-Programmable Logic and Applications, FPL’2003, September, Lisbon, Portugal, pp.707–711.
30. Wollinger, T., Guajardo, J. and Paar, C. (2004) ‘Security on FPGAs, state of the art implementations and attacks’, ACM Transactions in Embedded Computing Systems (TECS), Vol. 3, No. 3, pp.534–574.
31. Actel Coporation, Resource Center: Security, Available on www.actel.com/products/rescenter/security/index.html.
32. Altera Coporation, http://www.altera.com.
33. Xilinx Coporation, http://www.xilinx.com.
34. Xilinx Coporation, Virtex-II platform FPGA Handbook, Technical Documentation, Available on www.xilinx.com.