Performance modeling of atomic additions on gpu scratchpad memory

IEEE Transactions on Parallel and Distributed Systems

Volumn 24, Issue 11, 2013, Pages 2273-2282

  Gomez Luna, Juan ^a   Gonzalez Linares, Jose Maria ^b   Benavides Benitez, Jose Ignacio ^a   Guil Mata, Nicolas ^b  

^a UNIVERSITY OF CÓRDOBA   (Spain)

^b UNIVERSITY OF MÁLAGA   (Spain)

Author keywords

atomic operations; CUDA; GPU; histogram; K means; Performance model; shared memory

Indexed keywords

ATOMIC OPERATION; CUDA; GPU; HISTOGRAM; K-MEANS; PERFORMANCE MODEL; SHARED MEMORY;

GRAPHIC METHODS; MEMORY ARCHITECTURE; OPTIMIZATION;

ATOMS;

EID: 84885108092     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2012.319     Document Type: Article

References (28)

1. NVIDIA, "CUDA Zone," http://developer. nvidia. com/category/zone/cuda-zone, 2011.
2. Khronos Group, "OpenCL," http://www.khronos. org/opencl/, 2011.
3. D. B. Kirk and W.-M. W. Hwu, Programming Massively Parallel Processors: A Hands-on Approach, frist ed. Morgan Kaufmann Publishers Inc., 2010.
4. NVIDIA, "CUDA C Programming Guide 4. 0," http://developer. download. nvidia. com/compute/DevZone/docs/html/C/doc/CUDACProgrammingGuide. pdf, May 2011.
5. NVIDIA, "CUDA C Best Practices Guide 4. 0," http://developer. download. nvidia. com/compute/DevZone/docs/html/C/doc/CUDACBestPracticesGuide. pdf, May 2011.
6. S. Ryoo, C. I. Rodrigues, S. S. Stone, J. A. Stratton, S.-Z. Ueng, S. S. Baghsorkhi, and W.-m. W. Hwu, "Program Optimization Carving for GPU Computing," J. Parallel Distributed Computing, vol. 68, no. 10, pp. 1389-1401, 2008.
7. S. S. Baghsorkhi, M. Delahaye, S. J. Patel, W. D. Gropp, and W.-M. W. Hwu, "An Adaptive Performance Modeling Tool for GPU Architectures," Proc. 15th ACM SIGPLAN Symp. Principles and Practice of Parallel Programming (PPoPP '10), pp. 105-114, Feb. 2010.
8. S. Hong and H. Kim, "An Analytical Model for a gpu Architecture with Memory-Level and Thread-Level Parallelism Awareness," Proc. 36th Ann. Int'l Symp. Computer Architecture (ISCA '09), pp. 152-163, 2009.
9. H. Wong, M.-M. Papadopoulou, M. Sadooghi-Alvandi, and A. Moshovos, "Demystifying GPU Microarchitecture through Microbenchmarking," Proc. IEEE Int'l Symp. Performance Analysis of Systems Software (ISPASS), pp. 235-246, Mar. 2010.
10. Y. Zhang and J. D. Owens, "A Quantitative Performance Analysis Model for GPU Architectures," Proc. IEEE 17th Int'l Symp. High-Performance Computer Architecture (HPCA 17), Feb. 2011.
11. V. Volkov and J. W. Demmel, "Benchmarking GPUs to Tune Dense Linear Algebra," Proc. ACM/IEEE Conf. Supercomputing (SC '08), pp. 31:1-31:11, 2008.
12. S. S. Baghsorkhi, I. Gelado, M. Delahaye, and W.-M. W. Hwu, "Efficient Performance Evaluation of Memory Hierarchy for Highly Multithreaded Graphics Processors," Proc. 17th ACM SIGPLAN Symp. Principles and Practice Parallel Programming (PPoPP '12), pp. 23-34, 2012.
13. NVIDIA, "Fermi Compute Architecture. White Paper," http://www.nvidia. com/content/PDF/fermiwhitepapers/NVIDIA FermiComputeArchitectureWhitepaper. pdf, 2009.
14. B. W. Coon, J. R. Nickolls, L. Nyland, and P. C. Mills, "Lock Mechanism to Enable Atomic Updates to Shared Memory," Patent, US 8055856, Nov. 2011.
15. J. B. MacQueen, "Some Methods for Classification and Analysis of Multivariate Observations," Proc. Fifth Berkeley Symp. Math. Statistics and Probability, vol. 1, pp. 281-297, 1967.
16. R. Narayanan, B. Ozisikyilmaz, J. Zambreno, G. Memik, and A. Choudhary, "Minebench: A Benchmark Suite for Data Mining Workloads," Proc. IEEE Int'l Symp. Workload Characterization, pp. 182-188, Oct. 2006.
17. B. Hong-tao, H. Li-li, O. Dan-tong, L. Zhan-shan, and L. He, "KMeans on Commodity GPUs with CUDA," Proc. WRI World Congress Computer Science and Information Eng. (CSIE '09), vol. 3, pp. 651-655, 2009.
18. M. Zechner and M. Granitzer, "Accelerating k-Means on the Graphics Processor via CUDA," Proc. First Int'l Conf. Intensive Applications and Services (INTENSIVE '09), pp. 7-15, Apr. 2009.
19. J. Wu and B. Hong, "An Efficient k-Means Algorithm on CUDA," Proc. IEEE Int'l Symp. Parallel and Distributed Processing Workshops and PhD Forum (IPDPSW '11), pp. 1740-1749, 2011.
20. J. Sirotkovic, H. Dujmic, and V. Papic, "K-Means Image Segmentation on Massively Parallel GPU Architecture," Proc. 35th Int'l Convention MIPRO, pp. 489-494, 2012.
21. R. Wu, B. Zhang, and M. Hsu, "Clustering Billions of Data Points Using GPUs," Proc. Combined Workshops UnConventional High Performance Computing Workshop Plus Memory Access Workshop (UCHPC-MAW '09), pp. 1-6, 2009.
22. W. Fang, K. K. Lau, M. Lu, X. Xiao, C. K. Lam, P. Y. Yang, B. He, Q. Luo, P. V. Sander, and K. Yang, "Parallel Data Mining on Graphics Processors," technical report, Hong Kong Univ. of Science and Technology, 2008.
23. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, and K. Skadron, "A Performance Study of General-Purpose Applications on Graphics Processors Using CUDA," J. Parallel Distributed Computing, vol. 68, no. 10, pp. 1370-1380, Oct. 2008.
24. Y. Li, K. Zhao, X. Chu, and J. Liu, "Speeding up k-Means Algorithm by GPUs," Proc. IEEE 10th Int'l Conf. Computer and Information Technology (CIT), pp. 115-122, 2010.
25. J. H. v. Hateren and A. v. d. Schaaf, "Independent Component Filters of Natural Images Compared with Simple Cells in Primary Visual Cortex," Proceedings: Biological Sciences, vol. 265, no. 1394, pp. 359-366, Mar. 1998.
26. R. Shams and R. A. Kennedy, "Efficient Histogram Algorithms for NVIDIA CUDA Compatible Devices," Proc. Int'l Conf. Signal Processing and Comm. Systems (ICSPCS), pp. 418-422, Dec. 2007.
27. C. Nugteren, G.-J. van den Braak, H. Corporaal, and B. Mesman, "High Performance Predictable Histogramming on GPUs: Exploring and Evaluating Algorithm Trade-Offs," Proc. Fourth Workshop General Purpose Processing Graphics Processing Units (GPGPU-4), pp. 1:1-1:8, 2011.
28. V. Podlozhnyuk, "Histogram Calculation in CUDA. White Paper," http://developer. download. nvidia. com/compute/cuda/11/Website/projects/ histogram256/doc/histogram. pdf, 2007.