Asynchronous on-chip communication: Explorations on the Intel®R PXA27x processor peripheral bus

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2007, Pages 60-72

  Scott, Andrew M ^a   Schuelein, Mark E ^a   Roncken, Marly ^a   Hwan, Jin Jer ^a   Bainbridge, John ^b   Mawer, John R ^b   Jackson, David L ^b   Bardsley, Andrew ^b  

^a INTEL CORPORATION   (United States)

^b Silistix Ltd   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; COMMERCE; PROGRAMMABLE LOGIC CONTROLLERS;

CLOCK DISTRIBUTION; GLOBALLY ASYNCHRONOUS LOCALLY SYNCHRONOUS; INTERFACE FLOW; MODULE INTERFACES; ON CHIP COMMUNICATION; PERIPHERAL BUS; POWER; PROCESS GENERATION; PROCESS SKEWS; TIMING CLOSURES;

SYSTEM-ON-CHIP;

EID: 84881249658     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. ARM Ltd. AMBA- Specification, Rev 2.0. Reference Nr ARM IHI 0011A, May 13, 1999.
2. J. Bainbridge and S. Furber. Chain: a Delay-Insensitive Chip Area Interconnect. IEEE Micro, 22(5):16-23, Sep-Oct 2002.
3. P. A. Beerel. Static Timing Analysis for Interconnect of Multi-Frequency SoC Designs. Semiconductor Research Corporation (http://www.src.org), Logic & Physical Design Task ID 1425.001, July 2006.
4. D. S. Bormann. GALS Test Chip on 130nm Process. Proceedings of the Second Workshop on Globally Asynchronous, Locally Synchronous Design (FMGALS 2005), published as Electronic Notes in Theoretical Computer Science, 146(2):29-40, January 2006.
5. D. M. Chapiro. Globally-Asynchronous Locally-Synchronous Systems (Performance, Reliability, Digital). PhD thesis, Stanford University, 1985.
6. W. A. Clark, C. E. Molnar, et al. Macromodular Computer Design, Part 1: Development of Macromodules, Volume 1: Overview of Macromodules. Final Report, February 1974, Contract SD-302 (ARPA), Computer Systems Laboratory, Washington University St. Louis, Missouri. NOTE: The Macromodule reports are available via URL http://research.sun.com/async/Publications/Macromodular.html.
7. F. K. Grkaynak, S. Oetiker, H. Kaeslin, N. Felber, and W. Fichtner. GALS at ETH Z-rich: Success of Failure? In Proc. 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2006), pages 150-159, 2006.
8. S. Hauck. Asynchronous Design Methodologies: An Overview. Proceedings of the IEEE, 83(1):69-93, January 1995.
9. Intel Corporation. IntelR PXA27x Processor Family Developer's Manual, January 2006, Order Nr 280000-003. Download via URL http://www.intel.com/ products/wireless/index.htm. NOTE: This is the publicly available version for internal Intel Document Nrs 10397-10398 (Vol I-II), Revision 1.2 of the Bulverde EAS (External Architecture Specification), by Nigel Paver, August 2001, that we used for this exploration.
10. T. M. Mak and V. W. Lee. Functional Testing of Logic Circuits That Use High-Speed Links. United States Patent Nr 6,975,954, dated December 13, 2005.
11. A. J. Martin. The Limitations to Delay-Insensitivity in Asynchronous Circuits. Sixth MIT Conference on Advanced Research in VLSI,W.J. Dally (Ed.), pages 263-278, 1990. NOTE: available as Caltech Report Nr CS-TR-90-02.
12. R. Rodriguez, R. Singh, R. Avila, L. Hemant, and K. Badr. WCCGMaya System on a Chip (SoC) Design Flow-Manitoba Case Study. In Proceedings Intel DTTC Conference, Intel Internal Document, 2004.
13. M. Schuelein. Intel/Slistix Peripheral Bus Test Plan, Revision 0.4c. Intel Internal document, 16 August 2004.
14. Silstix Ltd. http://www.silistix.com.
15. T. Smith. Intel launches Bulverde, Marathon. The Register, URL http://www.theregister.co.uk/2004/04/12/intel ships bulverde, Monday, April 12, 2004.
16. S. Srinivasan and E. G. Friedman. System Synchronization Styles and Trends. EE Times, 6 March 2006, URL http://www.eetimes.com/showArticle.jhtml? articleID=181500545.
17. K. Stevens. Relative Timing for Interconnect of Multi-Frequency SoC Designs. Semiconductor Research Corporation (http://www.src.org), Logic & Physical Design Task ID 1424.001, July 2006.
18. K. Stevens, R. Ginosar, and S. Rotem. Relative Timing. In Proceedings Fifth IEEE International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 1999), pages 208-218, 1999.
19. K. S. Stevens, S. Rotem, R. Ginosar, P. Beerel, C. J. Myers, K. Y. Yun, R. Kol, C. Dike, and M. Roncken. An Asynchronous Instruction Length Decoder. IEEE Journal of Solid-State Circuits, 36(2):217-228, February 2001.
20. R. Traylor and D. Dunning. Routing Chip Set for Intel Paragon- Parallel Supercomputer. In Proceedings IEEE Hot Chips IV, Stanford University, pages 7.1.1-7.1.13, 1992.