A new system architecture for future long-term high-density neural recording

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 60, Issue 7, 2013, Pages 402-406

  Xu, Jian ^a   Wu, Tony ^a   Yang, Zhi ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Dynamic range (DR); frequency shaping; input impedance; neural recording

Indexed keywords

BRAIN COMPUTER INTERFACE; ELECTRIC IMPEDANCE; ELECTRIC IMPEDANCE MEASUREMENT; ELECTRODES; NEUROPHYSIOLOGY;

DYNAMIC RANGE; FREQUENCY COMPENSATION; FREQUENCY SHAPING; INPUT IMPEDANCE; LOW-FREQUENCY INTERFERENCE; NEURAL RECORDINGS; PROPOSED ARCHITECTURES; SYSTEM ARCHITECTURES;

MEMORY ARCHITECTURE;

EID: 84880919832     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2013.2258270     Document Type: Article

References (12)

1. I. Stevenson and K. Kording, "How advances in neural recording affect data analysis," Nat. Neurosci., vol. 14, no. 2, pp. 139-142, Feb. 2011.
2. R. Harrison, P. Watkins, R. Kier, R. Lovejoy, D. Black, B. Greger, and F. Solzbacher, "A low-power integrated circuit for a wireless 100-electrode neural recording system," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 123-133, Jan. 2007. (Pubitemid 46103876)
3. R. Blum, J. Ross, E. Brown, and S. DeWeerth, "An integrated system for simultaneous, multichannel neuronal stimulation and recording," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 12, pp. 2608-2618, Dec. 2007.
4. R. Muller, S. Gambini, and J. Rabaey, "A 0.013 mm2, 5 μW, DC-coupled neural signal acquisition IC with 0.5 V supply," IEEE J. Solid-State Circuits, vol. 47, no. 1, pp. 232-243, Jan. 2012.
5. H. Gao, R. Walker, P. Nuyujukian, K. Makinwa, K. Shenoy, B. Murmannn, and T. Meng, "HermesE: A 96-channel full data rate direct neural interface in 0.13 μm CMOS," IEEE J. Solid-State Circuits, vol. 47, no. 4, pp. 1043-1055, Apr. 2012.
6. R. Olsson and K. Wise, "A three-dimensional neural recording microsystem with implantable data compression circuitry," in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2005, pp. 558-559. (Pubitemid 41696701)
7. T. Denison, K. Consoer, A. Kelly, A. Hachenburg, and W. Santa, "A 2.2 μW 94 nV/√ Hz, chopper-stabilized instrumentation amplifier for EEG detection in chronic implants," in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2007, pp. 162-163.
8. W. Wattanapanitch, M. Fee, and R. Sarpeshkar, "An energy-efficient micropower neural recording amplifier," IEEE Trans. Biomed. Circuits Syst., vol. 1, no. 2, pp. 136-147, Jun. 2007. (Pubitemid 350141714)
9. X. Zhou, W. Liew, L. Yao, and Y. Lian, "A 1 V 22 μW 32-channel implantable EEG recording IC," in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2010, pp. 126-127.
10. C. Qian, J. Parramon, and E. Sánchez-Sinencio, "A micropower low-noise neural recording front-end circuit for epileptic seizure detection," IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1392-1405, Jun. 2011.
11. J. Cheong, K. Chan, P. Khannur, K. Tiew, and M. Je, "A 400-nW 19.5-fJ/conversion-step 8-ENOB 80-kS/s SAR ADC in 0.18-μm CMOS," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 7, pp. 407-411, Jul. 2011.
12. Z. Yang, Q. Zhao, E. Keefer, and W. Liu, "Noise characterization, modeling, and reduction for in-vivo neural recording," in Proc. Adv. Neural Inf. Process. Syst., 2009, pp. 2160-2168.