Computing the maximum blocking time for scheduling with deferred preemption

Proceedings - 1st International Workshop on Software Technologies for Future Dependable Distributed Systems, STFSSD 2009

Volumn , Issue , 2009, Pages 200-204

  Altmeyer, Sebastian ^a   Burguière, Claire ^a   Wilhelm, Reinhard ^a  

^a SAARLAND UNIVERSITY   (Germany)

Author keywords

Deferred Preemption; Maximal Blocking Time; Timing Analysis

Indexed keywords

ABSTRACTION LEVEL; BLOCKING TIME; DEFERRED PREEMPTION; NON-PREEMPTIVE; SCHEDULABILITY ANALYSIS; SCHEDULING ANALYSIS; SCHEDULING THEORY; TIMING ANALYSIS;

SCHEDULING;

EID: 84880406176     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/STFSSD.2009.12     Document Type: Conference Paper

References (13)

1. R. J. Bril, J. J. Lukkien, and W. F. J. Verhaegh. Worstcase response time analysis of real-time tasks under fixedpriority scheduling with deferred preemption revisited. In ECRTS '07: Proceedings of the 19th Euromicro Conference on Real-Time Systems, pages 269-279, Washington, DC, USA, 2007. IEEE Computer Society.
2. J. Gustafsson. WCET challenge 2006-technical report. Technical report, January 2007.
3. D. Kastner and S. Thesing. Cache aware pre-runtime scheduling. Real-Time Syst., 17(2-3):235-256, 1999.
4. C.-G. Lee, J. Hahn, Y.-M. Seo, S. L. Min, R. Ha, S. Hong, C. Y. Park, M. Lee, and C. S. Kim. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. IEEE transactions on computers, 47(6), June 1998.
5. S. Lee, C.-G. Lee, M. Lee, S. L. Min, and C.-S. Kim. Limited preemptible scheduling to embrace cache memory in real-time systems. In LCTES '98: Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, pages 51-64, London, UK, 1998. Springer-Verlag.
6. S.-S. Lim, Y. H. Bae, G. T. Jang, B.-D. Rhee, S. L. Min, C. Y. Park, H. Shin, K. Park, S.-M. Moon, and C. S. Kim. An accurate worst case timing analysis for risc processors. IEEE Trans. Softw. Eng., 21(7):593-604, 1995.
7. T. Lundqvist and P. Stenstrom. Timing anomalies in dynamically scheduled microprocessors. In RTSS '99: Proceedings of the 20th IEEE Real-Time Systems Symposium, page 12, Washington, DC, USA, 1999. IEEE Computer Society.
8. H. S. Negi, T. Mitra, and A. Roychoudhury. Accurate estimation of cache-related preemption delay. In CODES+ISSS '03: Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pages 201-206, New York, NY, USA, 2003. ACM.
9. A. Schrijver. Theory of Linear and Integer Programming. John Wiley and Sons, 1986.
10. J. Staschulat and R. Ernst. Multiple process execution in cache related preemption delay analysis. In EMSOFT '04: Proceedings of the 4th ACM international conference on Embedded software, pages 278-286, New York, NY, USA, 2004. ACM.
11. Y. Tan and V. Mooney. Integrated intra-and inter-task cache analysis for preemptive multi-tasking real-time systems. In In Proceedings of the 8th International Workshop, SCOPES 2004, in: Lecture Notes on Computer Science, LNCS3199, pages 182-199. Press, 2004.
12. H. Theiling. ILP-based interprocedural path analysis. In Proceedings of the Workshop on Embedded Software, Grenoble, France, October 2002.
13. Y. tsun Steven Li and S. Malik. Performance analysis of embedded software using implicit path enumeration. In in Proceedings of the 32nd ACM/IEEE Design Automation Conference, pages 456-461, 1995.