Integrated intra- and inter-task cache analysis for preemptive multi-tasking real-time systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3199, Issue , 2004, Pages 182-199

  Tan, Yudong ^a   Mooney, Vincent ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; INTERACTIVE COMPUTER SYSTEMS; MULTITASKING;

CACHE ANALYSIS; SCHEDULABILITY; STATE OF THE ART; TIMING ANALYSIS; WORST CASE RESPONSE TIME;

REAL TIME SYSTEMS;

EID: 34547204349     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30113-4_14     Document Type: Article

References (24)

1. Y. Tan and V. Mooney, "Timing Analysis for Preemptive Multi-tasking Real-Time Systems," Proceedings of Design, Automation and Test in Europe (DATE'04), pp. 1034-1039, February 2004.
2. Y. Tan and V. Mooney, "Timing Analysis for Preemptive Multi-tasking Real-time Systems with Caches," Technical Report, GIT-CC-04-02, Georgia Institute of Technology, February 2004.
3. D. Kirk, "SMART (Strategic Memory Allocation for Real-Time) Cache Design", Proceedings of IEEE 10th Real-Time System Symposium, pp. 229-237, December 1989.
4. G. Suh, L. Rudolph and S. Devadas, "Dynamic Cache Partitioning for Simultaneous Multithreading Systems," Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems, pp. 116-127, September 2001.
5. J. Liedtke, H.Härtig and M. Hohmuth, "OS-Controlled Cache Predictability for Real-Time Systems," Proceedings of the Third IEEE Real-Time Technology and Applications Symposium (RTAS'97), pp. 213-227, June 1997.
6. F. Muller, "Compiler Support for Software-based Cache Partitioning," Proceedings of ACM SIGPLAN Workshop on Languages, Compilers and Tools for Real-Time Systems, pp. 125-133, June 1995.
7. Y. Li and S. Malik, Performance Analysis of Real-Time Embedded Software, Kluwer Academic Publishers, Boston, 1999.
8. F. Wolf, Behavioral Intervals in Embedded Software, Kluwer Academic Publishers, Norwell, MA, 2002.
9. H. Negi, T. Mitra and A. Roychoudhury, "Accurate Estimation of Cache-related Preemption Delay," Proceedings of ACM Joint Symposium CODES+ISSS, pp. 201206, October 2003.
10. H. Tomiyama and N. Dutt, "Program path analysis to bound cache-related preemption delay in preemptive real-time systems," Proceedings of the Eighth International Workshop on Hardware/software Codesign, pp. 67-71, May 2000.
11. C. Ferdinand, R. Heckmann, M. Langenbach, F. Martin, M. Schmidt, H. Theiling, S. Thesing and R. Wilhelm, "Reliable and Precise WCET Determination for a Real-Life Processor," Proceedings of the First International Workshop on Embedded Software, (EMSOFT 2001), pp. 469-485, Volume 2211 of LNCS, Springer-Verlag (2001).
12. M. Alt, C. Ferdinand, F. Martin and R. Wilhelm, "Cache behavior prediction by abstract interpretation," Proceedings of Static Analysis Symposium (SAS'96), pp. 52-66, September 1996.
13. T. Lundqvist and P. Stenstrom, "An Integrated Path and Timing Analysis Method based on Cycle-Level Symbolic Execution," Real-Time Systems,Volume 17, Issue 23, pp. 183-207, November 1999.
14. J. Lehoczky, L. Sha and Y. Ding, "The Rate Monotonie Scheduling Algorithm:Exact Characterization and Average Case Behavior," Proc. IEEE 10th RealTime System Symposium, pp. 166-171, 1989.
15. C. Liu and J. Layland, "Scheduling Algorithms for Multiprogramming in a Hard Real-Time Environment," Journal of ACM, Vol. 20, No. 1, pp. 26-61, January 1973.
16. K. Tindell, A. Burns, A. Wellings, "An Extendible Approach for Analyzing Fixed Priority Hard Real-Time Tasks," Real-Time Systems Vol.6, No.2, pp. 133-151, March 1994.
17. J. Busquets-Mataix, J. Serrano, R. Ors, P. Gil and A. Wellings, "Adding instruction cache effect to schedulability analysis of preemptive real-time systems," Real-Time Technology and Applications Symposium, pp. 204-212, June 1996.
18. C. Lee, J. Hahn, Y. Seo, S. Min, R. Ha, S. Hong, C. Park, M. Lee and C. Kim. "Analysis of Cache-related Preemption Delay in Fixed-priority Preemptive Scheduling," IEEE Transactions on Computers, Vol. 47, No. 6, pp. 700-713, 1998.
19. C. Lee, J. Hahn, Y.-M. Seo, S. Min, R. Ha, S. Hong, C. Park, M. Lee and C. Kim, "Enhanced Analysis of Cache-related Preemption Delay in Fixed-priority Preemptive Scheduling," IEEE Real-Time Systems Symposium, pp. 187-198, December 1997.
20. D. Sun, D. Blough and V. Mooney, "Atalanta: A New Multiprocessor RTOS Kernel for System-on-a-Chip Applications," Technical Report GIT-CC-02-19, Georgia Institute of Technology, April 2002.
21. Mentor Graphics, Seamless Hardware/Software Co-Verification, http://www.mentor.com/seamless/.
22. Mentor Graphics XRAY Debugger, http://www.mentor.com/embedded/xray/.
23. MediaBench, http://cares.icsl.ucla.edu/MediaBench/.
24. Berkeley MPEG2 decoder, http://bmrc.berkeley.edu/frame/research/mpeg/.