Store-Load-Branch (SLB) predictor: A compiler assisted branch prediction for data dependent branches

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2013, Pages 59-70

  Farooq, M Umar ^a   Khubaib, ^a   John, Lizy K ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK SUITES; BRANCH MISPREDICTIONS; BRANCH PREDICTION; COMPILER-ASSISTED; DATA DEPENDENT; EXECUTION SEQUENCES; INDIRECT BRANCH; MEMORY LOCATIONS;

COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; PROGRAM COMPILERS; SUPERCOMPUTERS;

DATA STRUCTURES;

EID: 84880311233     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2013.6522307     Document Type: Conference Paper

References (37)

1. M. Al-Otoom, E. Forbes, and E. Rotenberg. EXACT: Explicit Dynamic-Branch Prediction with Active Updates. In Proceedings of the 7th ACM international conference on Computing frontiers, CF '10, pages 165-176, New York, NY, USA, 2010. ACM.
2. ARM. ARM Architecture Reference Manual. infocenter. arm.com.
3. J. L. Baer and T. F. Chen. An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty. In Proceedings of the 1991 ACM/IEEE conference on Supercomputing, Supercomputing '91, pages 176-186, New York, NY, USA, 1991. ACM.
4. M. Bekerman, S. Jourdan, R. Ronen, G. Kirshenboim, L. Rappoport, A. Yoaz, and U. Weiser. Correlated Load-Address Predictors. In Proceedings of the 26th annual international symposium on Computer architecture, ISCA '99, pages 54-63, Washington, DC, USA, 1999. IEEE Computer Society.
5. B. Calder, D. Grunwald, D. Lindsay, J. Martin, M. Mozer, and B. Zorn. Corpus-based Static Branch Prediction. In Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, PLDI '95, pages 79-92, New York, NY, USA, 1995. ACM.
6. P. Chang, E. Hao, and Y. N. Patt. Target Prediction for Indirect Jumps. In ISCA-24, pages 274-283, 1997.
7. L. Chen, S. Dropsho, and D. H. Albonesi. Dynamic Data Dependence Tracking and its Application to Branch Prediction. In HPCA-9, page 65, 2003.
8. T. F. Chen and J. L. Baer. Effective Hardware-based Data Prefetching for High-Performance Processors. IEEE Transactions on Computers, 44:609-623, 1995.
9. K. Driesen and U. Holzle. Accurate Indirect Branch Prediction. In ISCA-25, pages 167-178, 1998.
10. K. Driesen and U. Holzle. The Cascaded Predictor: Economical and Adaptive Branch Target Prediction. In MICRO-31, pages 249-258, 1998.
11. A. N. Eden and T. Mudge. The YAGS Branch Prediction Scheme. In Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, MICRO 31, pages 69-77, Los Alamitos, CA, USA, 1998. IEEE Computer Society Press.
12. EEMBC. The Embedded Microprocessor Benchmark Consortium. http://www.eembc.org.
13. J. A. Fisher and S. M. Freudenberger. Predicting Conditional Branch Directions From Previous Runs of a Program. SIGPLAN Not., 27(9):85-95, Sept. 1992.
14. H. Gao, Y. Ma, M. Dimitrov, and H. Zhou. Address-Branch Correlation: A Novel Locality for Long-Latency Hard-to-Predict Branches. In HPCA, pages 74-85. IEEE Computer Society, 2008.
15. J. Gonzalez and A. Gonzalez. Control-flow Speculation through Value Prediction. IEEE Transactions on Computers, 50(12):1362-1376, 2001.
16. D. A. Jimenez and C. Lin. Dynamic Branch Prediction with Perceptrons. In HPCA-7, page 197, 2001.
17. J. Kalamatianos and D. R. Kaeli. Predicting Indirect Branches via Data Compression. In MICRO-31, pages 272-281, 1998.
18. H. Kim, O. Mutlu, J. Stark, and Y. Patt. Wish Branches: Combining Conditional Branching and Predication for Adaptive Predicated Execution. In MICRO-38, pages 12 pp.-54, Nov. 2005.
19. H. Labs. CACTI 5.3. http://quid.hpl.hp.com:9081/cacti/.
20. C. A. Lattner. Macroscopic Data Structure Analysis and Optimization. PhD thesis, Champaign, IL, USA, 2005. AAI3182303.
21. C.-C. Lee, I.-C. K. Chen, and T. N. Mudge. The Bi-Mode Branch Predictor. In MICRO-30, pages 4-13, 1997.
22. S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi. McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 42, pages 469-480, New York, NY, USA, 2009. ACM.
23. S. Mahlke and B. Natarajan. Compiler Synthesized Dynamic Branch Prediction. In Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, MICRO 29, pages 153-164, Washington, DC, USA, 1996. IEEE Computer Society.
24. S. McFarling. Combining Branch Predictors. Technical Report TN-36, Digital Western Research Laboratory, 1993.
25. P. Michaud. A PPM-like, Tag-based Branch Predictor. In In Proceedings of the FirstWorkshop on Championship Branch Prediction (in conjunction with MICRO-37, 2004.
26. P. Michaud, A. Seznec, and R. Uhlig. Trading Conflict and Capacity Aliasing in Conditional Branch Predictors. In Proceedings of the 24th annual international symposium on Computer architecture, ISCA '97, pages 292-303, New York, NY, USA, 1997. ACM.
27. S.-T. Pan, K. So, and J. T. Rahmeh. Improving the Accuracy of Dynamic Branch Prediction using Branch Correlation. In Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, ASPLOS-V, pages 76-84, New York, NY, USA, 1992. ACM.
28. RVCT. Realview Compilation Tools. http://www.keil.com/arm/realview.asp.
29. A. Seznec. Genesis of the O-GEHL Branch Predictor. http://www.jilp.org/ vol7, 2005.
30. A. Seznec. The L-TAGE Branch Predictor. http://www.jilp. org/vol9, 2007.
31. A. Seznec and P. Michaud. Championship Branch Prediction. ftp: //ftp.irisa.fr/local/caps/TAGE.tar.gz.
32. A. Seznec and P. Michaud. A Case for (Partially)-Tagged Geometric History Length Predictors. http://www.jilp.org/vol7, 2006.
33. J. E. Smith. A Study of Branch Prediction Strategies. In Proceedings of the 8th annual symposium on Computer Architecture, ISCA '81, pages 135-148, Los Alamitos, CA, USA, 1981. IEEE Computer Society Press.
34. SPEC. Standard Performance Evaluation Corporation. http://www.spec.org.
35. E. Sprangle, R. S. Chappell, M. Alsup, and Y. N. Patt. The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference. In Proceedings of the 24th annual international symposium on Computer architecture, ISCA '97, pages 284-291, New York, NY, USA, 1997. ACM.
36. T.-Y. Yeh and Y. N. Patt. Two-Level Adaptive Training Branch Prediction. In MICRO-24, pages 51-61, 1991.
37. T.-Y. Yeh and Y. N. Patt. Alternative Implementations of Two-Level Adaptive Branch Prediction. In IN PROCEEDINGS OF THE 19TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, pages 124-134, 1992.