Wish branches: Combining conditional branching and predication for adaptive predicated execution

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2005, Pages 43-54

  Kim, Hyesoon ^a   Mutlu, Onur ^a   Stark, Jared ^b   Patt, Yale N ^a  

^a The University of Texas at Austin   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BRANCH PREDICTION; DYNAMIC BRANCHES; PROGRAM CODE; RUN-TIME CONFIDENCE ESTIMATION;

BENCHMARKING; BINARY CODES; COMPUTER HARDWARE; COMPUTER SOFTWARE; PROGRAM COMPILERS;

ADAPTIVE SYSTEMS;

EID: 33644880733     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2005.38     Document Type: Conference Paper

References (32)

1. J. R. Allen, K. Kennedy, C. Porterfield, and J. Warren. Conversion of control dependence to data dependence. In POPL-10, 1983.
2. D. Anderson, F. Sparacio, and R. Tomasulo. The IBM system/360 model 91: Machine philosophy and instruction-handling. IBM Journal, of Research and Development, 11 (1) : 8-24, Jan. 1967.
3. P.-Y. Chang, E. Hao, T.-Y. Yeh, and Y N. Patt. Using predicated execution to improve the performance of a dynamically-scheduled machine with speculative execution. In PACT-1995, 1995.
4. C.-Y. Cher and T. N. Vijaykumar. Skipper: a micro architecture for exploiting control-flow independence. In MICRO-34, 2001.
5. Y. Choi, A. Knies, L. Gerke, and T.-R Ngai. The impact of if-conversion and branch prediction on program execution on the Intel Itanium processor. In MICRO-34, 2001.
6. Y. Chou, J. Fung, and J. P. Shen. Reducing branch misprediction penalties via dynamic control independence detection. In ICS-99, 1999.
7. W. Chuang and B. Calder. Predicate prediction for efficient outof-order execution. In ICS-03, 2003.
8. Compaq Computer Corporation. Alpha 21264 Microprocessor Hardware Reference Manual, 1999.
9. A. Darsch and A. Seznec. IATO, The IAOO Toolkit. IRISA. http://www.irisa.fr/caps/projects/ArchiCompil/iato/.
10. M. R. de Alba and D. R. Kaeli. Runtime predictability of loops. In IEEE 4th Annual Workshop on Workload Characterization, 2001.
11. T. Heil and J. E. Smith. Selective dual path execution. Technical report, University of Wisconsin-Madison, Nov. 1996.
12. Intel Corporation. IA-64 Intel Itanium Architecture Software Developer's Manual Volume 3: Instruction Set Reference, 2002.
13. E. Jacobsen, E. Rotenberg, and J. E. Smith. Assigning confidence to conditional branch predictions. In MICRO-29, 1996.
14. A. Klauser, T. Austin, D. Grunwald, and B. Calder. Dynamic hammock predication for non-predicated instruction set architectures. In PACT-1998, 1998.
15. A. Klauser, A. Paithankar, and D. Grunwald. Selective eager execution on the polypath architecture. In ISCA-25, 1998.
16. A. KleinOsowski and D. J. Lilja. Minnespec: A new SPEC benchmark workload for simulation-based computer architecture research. Computer Architecture Letters, 1, June 2002.
17. Y. Liu, Z. Zhang, R. Qiao, and R. Ju. A region-based compilation infrastructure. In INTERACT-7, 2003.
18. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: Building customized program analysis tools with dynamic instrumentation. In PLDI, 2005.
19. S. A. Mahlke, R. E. Hank, R. A. Bringmann, J. C. Gyllenhaal, D. M. Gallagher, and W. W. Hwu. Characterizing the impact of predicated execution on branch prediction. In MICRO-27, 1994.
20. S. Mantripragada and A. Nicolau. Using profiling to reduce branch misprediction costs on a dynamically scheduled processor. In ICS-2000, 2000.
21. S. McFarling. Combining branch predictors. Technical Report TN-36, Digital Western Research Laboratory, June 1993.
22. ORC. Open research compiler for Itanium processor family. http://ipf-orc.sourceforge.net/.
23. D. N. Pnevmatikatos and G. S. Sohi. Guarded execution and dynamic branch prediction in dynamic ILP processors. In ISCA-21, 1994.
24. B. R. Rau, D. W. L. Yen, W. Yen, and R. A. Towle. The Cydra 5 departmental supercomputer. IEEE Computer, 22:12-35, Jan. 1989.
25. E. M. Riseman and C. C. Foster. The inhibition of potential parallelism by conditional jumps. IEEE Transactions on Computers C-21(12):1405-1411, 1972.
26. E. Rotenberg, Q. Jacobson, and J. E. Smith. A study of control independence in superscalar processors. In HPCA-5, 1999.
27. T. Sherwood and B. Calder. Loop termination prediction. In HiPC-3, 2000.
28. E. Sprangle and Y. Patt. Facilitating superscalar processing via a combined static/dynamic register renaming scheme. In MICRO-27, 1994.
29. G. S. Tyson. The effects of predication on branch prediction. In MICRO-27, 1994.
30. A. Uht and V. Sindagi. Disjoint eager execution: An optimal form of speculative execution. In ISCA-22, 1995.
31. P. H. Wang, H. Wang, R. M. Kling, K. Ramakrishnan, and J. P. Shen. Register renaming and scheduling for dynamic execution of predicated code. In HPCA-7, 2001.
32. T.-Y. Yeh and Y. N. Patt. Alternative implementations of two-level adaptive branch prediction. In ISCA-19, 1992.