Cross-layer racetrack memory design for ultra high density and low power consumption

Proceedings - Design Automation Conference

Volumn , Issue , 2013, Pages

  Sun, Zhenyu ^a   Wu, Wenqing ^b   Li, Hai ^a  

^a University of Pittsburgh   (United States)

^b QUALCOMM INC   (United States)

Author keywords

Cross layer design; Racetrack

Indexed keywords

CROSS-LAYER DESIGN; DATA STORAGE DENSITY; DESIGN CONSIDERATIONS; LOW-POWER CONSUMPTION; MEMORY TECHNOLOGY; PERFORMANCE ENHANCEMENTS; RACETRACK; ULTRAHIGH DENSITY;

INFORMATION MANAGEMENT; MAGNETIC DOMAINS; NANOWIRES;

COMPUTER AIDED DESIGN;

EID: 84879870688     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2463209.2488799     Document Type: Conference Paper

References (19)

1. G. Sun and et al, "A Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs, " in Proc. of HPCA, 2009, pp. 239-249.
2. C. Smullen and et al., "Relaxing Non-Volatility for Fast and Energy-Efficient STT-RAM Caches, " in Proc. of HPCA, 2011, pp. 50-61.
3. "Everspin Throws First ST-MRAM Chips Down, Launches Commercial Spin-Torque Memory Era, " in http://www.engadget.com/2012/11/14/everspin- throws-firstst-mram-chips-down/2012.
4. R. Nebashi and et al, "A 90nm 12ns 32Mb 2T1MTJ MRAM, " in Conf. of ISSCC, 2009, pp. 462-463.
5. Y. Chen and et al, "Combined Magnetic-and Circuit-Level Enhancements for the Nondestructive Self-Reference Scheme of STT-RAM, " in Proc. of ISLPED, 2010, pp. 1-6.
6. "Itrs, " http://www.itrs.net.
7. S. Parkin, "Racetrack Memory: A Storage Class Memory Based on Current Controlled Magnetic Domain Wall Motion, " in DRC, 2009, pp. 3-6.
8. T. Koyama and et al, "Observation of the Intrinsic Pinning of a Magnetic Domain Wall in a Ferromagnetic Nanowire, " Nat. Mat., vol. 10, no. 3, pp. 194-197, 2011.
9. X. Jiang and et al, "Discrete Domain Wall Positioning due to Pinning in Current Driven Motion along Nanowires, " Nano Lett., vol. 11, no. 1, pp. 96-100, 2010.
10. L. Thomas, R. Moriya, C. Rettner, and S. Parkin, "Dynamics of magnetic domain walls under their own inertia, " Science, vol. 330, no. 6012, pp. 1810-1813, 2010.
11. S. Fukami and et al, "Low-current perpendicular domain wall motion cell for scalable high-speed mram, " in Symp. on VLSI Technology, 2009, pp. 230-231.
12. A. Annunziata and et al, "Racetrack Memory Cell Array with Integrated Magnetic Tunnel Junction Readout, " in Symp.on IEDM, 2011, pp. 24-3.
13. R. Nebashi and et al, "A Content Addressable Memory using Magnetic Domain Wall Motion Cells, " in IEEE Symp. on VLSI Circuits, 2011, pp. 300-301.
14. R. Venkatesan, and et al, "TapeCache: a High Density, Energy Efficient Cache based on Domain Wall Memory, " in Proc. of ISLPED, 2012, pp. 185-190.
15. A. Brataas and et al., "Current-induced torques in magnetic materials, " Nat. Mat., vol. 11, no. 5, pp. 372-381, 2012.
16. Z. Sun. and et al., "Multi Retention Level STT-RAM Cache Designs with a Dynamic Refresh Scheme, " in Proc. of Micro, 2011, pp. 329-338.
17. NVSim., "http://www.rioshering.com/nvsimwiki/index.php.".
18. Simics.,http://www.windriver.com/products/simics/
19. Parsec., "http://parsec.cs.princeton.edu/index.htm.".