Worm-bubble flow control

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2013, Pages 366-377

  Chen, Lizhong ^a   Pinkston, Timothy M ^a  

^a University of Southern California ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUBBLE FLOW CONTROLS; ON-CHIP DESIGNS; ON-CHIP NETWORKS; POWER RESOURCES; ROUTING APPROACH; THROUGHPUT IMPROVEMENT; VIRTUAL CHANNELS; WORMHOLE SWITCHING;

COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; ROUTERS; SUPERCOMPUTERS;

FLOW CONTROL;

EID: 84879803606     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2013.6522333     Document Type: Conference Paper

References (32)

1. P. Abad, V. Puente, P. Prieto, et al., "Rotary router: An efficient architecture for CMP interconnection networks," in ISCA, 2007.
2. D. Abts and C. R. Storm, "The Cray XT4 and Seastar 3-D torus interconnect," Encyclopedia of Parallel Computing, 2010.
3. N. Adiga, et al., "Blue Gene/L torus interconnection network," IBM J. of Research and Development, vol. 49, pp. 265-276, 2005.
4. N. Agarwal, et al., "GARNET: A detailed on-chip network model inside a full-system simulator," in ISPASS, pp. 33-42, 2009.
5. W. Aiello, S. N. Bhatt, F. R. K. Chung, A. L. Rosenberg, et al., "Augmented ring networks," IEEE TPDS, vol. 12, pp. 598-609, 2001.
6. Y. Ajima, T. Inoue, S. Hiramoto, and T. Shimizu, "Tofu: Interconnect for the K computer," Fujitsu Sci. Tech. J, vol. 48, pp. 280-285, 2012.
7. K. V. Anjan and T. M. Pinkston, "An efficient, fully adaptive deadlock recovery scheme: DISHA," in ISCA, pp. 201-10, 1995.
8. D. Becker and W. Dally, "Allocator implementations for network-onchip routers," in SC, 2009.
9. C. Bienia, S. Kumar, J. P. Singh, et al., "The PARSEC benchmark suite: Characterization and architectural implications," in PACT, 2008.
10. C. Carrion, C. Izu, J. A. Gregorio, F. Vallejo, and R. Beivide, "Ghost packets: A deadlock-free solution for k-ary n-cube networks," in Euromicro Workshop on Parallel and Distributed Processing, 1998.
11. L. Chen, R. Wang, and T. M. Pinkston, "Critical Bubble Scheme: an efficient implementation of globally-aware network flow control," in IEEE IPDPS, 2011.
12. W. Dally, "Virtual-channel flow control," in ISCA, pp. 60-8, 1990.
13. W. Dally and B. Towles, Principles and Practices of Interconnection Networks: Morgan Kaufmann Publishers Inc., 2003.
14. S. Damaraju, V. George, S. Jahagirdar, T. Khondker, et al., "A 22nm IA multi-CPU and GPU system-on-chip," in ISSCC, pp. 56-57, 2012.
15. C. Dong, N. A. Eisley, P. Heidelberger, et al., "The IBM Blue Gene/Q interconnection network and message unit," in SC, 2011.
16. J. Duato, "A new theory of deadlock-free adaptive routing in wormhole networks," IEEE TPDS, vol. 4, pp. 1320-31, 1993.
17. J. Duato, "A necessary and sufficient condition for deadlock-free adaptive routing in wormhole networks," IEEE Transactions on Parallel and Distributed Systems (TPDS), vol. 6, pp. 1055-67, 1995.
18. J. Duato and T. M. Pinkston, "A general theory for deadlock-free adaptive routing using a mixed set of resources," IEEE TPDS, vol. 12, pp. 1219-1235, 2001.
19. B. Fu, Y. Han, J. Ma, H. Li, and X. Li, "An abacus turn model for time/space-efficient reconfigurable routing," in ISCA, 2011.
20. P. Gratz, K. Changkyu, K. Sankaralingam, H. Hanson, P. Shivakumar, S. W. Keckler, et al., "On-chip interconnection networks of the TRIPS chip," IEEE Micro, vol. 27, pp. 41-50, 2007.
21. Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, "A 5-GHz mesh interconnect for a Teraflops processor," IEEE Micro, vol. 27, pp. 51-61, 2007.
22. A. Kahng, et al., "ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration," in DATE, 2009.
23. S. Ma, N. E. Jerger, and Z. Wang, "Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-onchip," in HPCA, pp. 467-478, 2012.
24. P. S. Magnusson, et al., "Simics: A full system simulation platform," IEEE Computer, vol. 35, pp. 50-58, 2002.
25. M. Martin, et al., "Multifacet's general execution-driven multiprocessor simulator toolset," ACM Comp. Arch. News, vol. 33, 2005.
26. T. Moscibroda and O. Mutlu, "A case for bufferless routing in on-chip networks," in ISCA, pp. 196-207, 2009.
27. L.-S. Peh and W. J. Dally, "Flit-reservation flow control," in HPCA, pp. 73-84, 2000.
28. D. C. Pham, et al., "Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor," IEEE Journal of Solid-State Circuits, vol. 41, pp. 179-196, 2006.
29. V. Puente, C. Izu, R. Beivide, J. A. Gregorio, F. Vallejo, and J. M. Prellezo, "The adaptive bubble router," JPDC, vol. 61, 2001.
30. G. Ravindran and M. Stumm, "Performance comparison of hierarchical ring-and mesh-connected multiprocessor networks," in HPCA, pp. 58-69, 1997.
31. Y. H. Song and T. M. Pinkston, "Distributed resolution of network congestion and potential deadlock using reservation-based scheduling," IEEE TPDS, vol. 16, pp. 686-701, 2005.
32. L. Wei and X. Dong, "An Efficient Adaptive Deadlock-Free Routing Algorithm for Torus Networks," IEEE TPDS, vol. 23, 2012.