Understanding the effect of PCB layout on circuit performance in a high frequency gallium nitride based point of load converter

Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC

Volumn , Issue , 2013, Pages 649-655

  Reusch, David ^a   Strydom, Johan ^a  

^a Efficient Power Conversion Corporation   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT PERFORMANCE; CONVERTER PERFORMANCE; ENHANCEMENT MODES; HIGHER EFFICIENCY; INPUT VOLTAGE RANGES; PARASITIC INDUCTANCES; POINT-OF-LOAD CONVERTERS; SWITCHING PERFORMANCE;

GALLIUM NITRIDE; INDUCTANCE; POLYCHLORINATED BIPHENYLS; POWER ELECTRONICS; PRINTED CIRCUIT BOARDS; SWITCHING FREQUENCY;

ORGANIC POLLUTANTS;

EID: 84879392966     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APEC.2013.6520279     Document Type: Conference Paper

References (16)

1. Y. Ren, K. Yao, M. Xu, and F. C. Lee, "Analysis of the power delivery path from the 12-V VR to the microprocessor," in Proc. IEEE APEC, Feb. 2004, vol. 1, pp. 285-291.
2. M. Pavier, A. Woodworth, A. Sawle, R. Monteiro, C. Blake, and J. Chiu, "Understanding the effect of power MOSFET package parasitic on VRM circuit efficiency at frequencies above 1 MHz," in Proc. PCIM Eur., May 2003, pp. 279-284.
3. T. Hashimoto, T. Uno, Y. Satou, M. Shiraishi, T. Kawashima, N. Matsuura, "Advanced Power SiP with Wireless Bonding for Voltage Regulators," Power Semiconductor Devices and IC's, 2007. ISPSD '07, pp.125-128, 27-31 May 2007.
4. Z.J. Shen, D.N Okada, F. Lin, S. Anderson, C. Xu, "Lateral power MOSFET for megahertz-frequency, high-density DC/DC converters," IEEE Transactions on Power Electronics, vol.21, no.1, pp. 11-17, Jan. 2006.
5. rst ed. El Segundo, Ca, 2012.
6. N. Ikeda, S. Kaya, L. Jiang, Y. Sato, S. Kato, S. Yoshida, "High power AlGaN/GaN HFET with a high breakdown voltage of over 1.8 kV on 4 inch Si substrates and the suppression of current collapse," Power Semiconductor Devices and IC's, 2008. ISPSD '08. pp.287-290, 18-22 May 2008.
7. D. Reusch, D. Gilham, Y. Su and F.C. Lee, "Gallium nitride based multimegahertz high density 3D point of load module," APEC 2012. pp.38-45. Feb. 2012.
8. A. Elbanhawy, "Effects of parasitic inductances on switching performance," in Proc. PCIM Eur., May 2003, pp. 251-255.
9. G. Nobauer, D. Ahlers, J. Sevillano-Ruiz, "A method to determine parasitic inductances in buck converter topologies," in Proc. PCIM Eur., May 2004, pp. 37-41.
10. B. Yang, J. Zhang, "Effect and utilization of common source inductance in synchronous rectification," in Proc. IEEE APEC'05, Mar. 2005, vol. 3, pp. 1407-1411.
11. T. Hashimoto, T. Kawashima, T. Uno, Y. Satou, N. Matsuura, "System in package with mounted capacitor for reduced parasitic inductance in voltage regulators," Applied Power Electronics Conference and Exposition, 2008. APEC 2008. Twenty-Third Annual IEEE, pp.187-191, 24-28 Feb. 2008.
12. Y. Kawaguchi, T. Kawano, H. Takei, S. Ono, A. Nakagawa, "Multi Chip Module with Minimum Parasitic Inductance for New Generation Voltage Regulator," Power Semiconductor Devices and ICs, 2005.
13. A. Ball, M. Lim, D. Gilham, F.C Lee, "System design of a 3D integrated non-isolated Point Of Load converter," Applied Power Electronics Conference and Exposition, 2008. Twenty-Third Annual IEEE, pp.181-186, 24-28 Feb. 2008.
14. D. Reusch, F.C. Lee, Y. Su, D. Gilham, "Optimization of a High Density Gallium Nitride Based Non-Isolated Point of Load Module," Energy Conversion Congress and Exposition (ECCE), IEEE, Sept. 2012.
15. D. Reusch, "High Frequency, High Power Density Integrated Point of Load and Bus Converters," PhD Dissertation, Virginia Tech, 2012.
16. Application Report SLPA010 - "Ringing Reduction Techniques for NexFET High Performance MOSFETs," November 2011.