Sensitivity of cache replacement policies

Transactions on Embedded Computing Systems

Volumn 12, Issue SUPPL1, 2013, Pages

  Reineke, Jan ^a   Grund, Daniel ^a  

^a SAARLAND UNIVERSITY   (Germany)

Author keywords

Cache performance; Measurement based timing analysis; Predictability; Replacement policy; WCET analysis; Worst case execution time

Indexed keywords

CACHE PERFORMANCE; PREDICTABILITY; REPLACEMENT POLICY; TIMING ANALYSIS; WCET ANALYSIS; WORST-CASE EXECUTION TIME;

ALGORITHMS;

BUFFER STORAGE;

EID: 84878500058     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/2435227.2435238     Document Type: Conference Paper

References (23)

1. AHUJA, R. K., MAGNANTI, T. L., AND ORLIN, J. B. 1993. Network Flows: Theory, Algorithms, and Applications. Prentice-Hall, Inc., Upper Saddle River, NJ.
2. AL-ZOUBI, H.,MILENKOVIC, A., AND MILENKOVIC, M. 2004. Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite. In Proceedings of the ACM 42nd Annual Southeast Regional Conference. ACM Press, New York, NY, 267-272.
3. BERG, C. 2006. PLRU cache domino effects. In Proceedings of the 6th International Workshop on Worst-Case Execution Time (WCET) Analysis. F.Mueller, Ed., Internationales Begegnungs und Forschungszentrum f ur Informatik (IBFI), Schloss Dagstuhl, Germany.
4. BERNAT, G., COLIN, A., AND PETTERS, S. M. 2002. WCET analysis of probabilistic hard real-time systems. In Proceedings of the 23rd IEEE Real-Time Systems Symposium (RTSS'02). IEEE Computer Society, Los Alamitos, CA, 279.
5. DEVERGE, J.-F. AND PUAUT, I. 2005. Safe measurement-based WCET estimation. In Proceedings of the 5th International Workshop on Worst-Case Execution Time (WCET) Analysis. R.Wilhelm, Ed., Internationales Begegnungs und Forschungszentrum f ur Informatik (IBFI), Schloss Dagstuhl, Germany.
6. EKLOV, D., NIKOLERIS, N., BLACK-SCHAFFER, D., AND HAGERSTEN, E. 2011. Cache pirating: Measuring the curse of the shared cache. In Proceedings of ICPP. 165-175.
7. ENGBLOM, J. AND JONSSON, B. 2002. Processor pipelines and their properties for static WCET analysis. In Proceedings of the 2nd International Conference on Embedded Software (EMSOFT '02). Springer-Verlag, 334-348.
8. FERDINAND, C., HECKMANN, R., LANGENBACH, M., MARTIN, F., SCHMIDT, M., THEILING, H., THESING, S., AND WILHELM, R. 2001. Reliable and precise WCET determination for a real-life processor. In Proceedings of the Embedded Software Workshop. Vol. 2211, 469-485.
9. HECKMANN, R., LANGENBACH, M., THESING, S., AND WILHELM, R. 2003. The influence of processor architecture on the design and the results of WCET tools. Proc. IEEE 91, 7, 1038-1054.
10. HENNESSY, J. L. AND PATTERSON, D. A. 1996. Computer Architecture: A Quantitative Approach 2nd Ed., Morgan Kaufmann.
11. LAWLER, E. 1966. Optimal cycles in doubly weighted linear graphs. In Proceedings of the International Symposium on Theory of Graphs. 209-213.
12. PETTERS, S.M. 2002.Worst case execution time estimation for advanced processor architectures. Ph.D. thesis, Technische Universitat M unchen, Munich, Germany.
13. PUAUT, I. AND DECOTIGNY, D. 2002. Low-complexity algorithms for static cache locking in multitasking hard real-time systems. In Proceedings of the 23rd IEEE Real-Time Systems Symposium (RTSS'02). IEEE Computer Society, Los Alamitos, CA, 114.
14. REINEKE, J. 2008. Caches in WCET analysis. Ph.D. thesis, Universitat des Saarlandes.
15. REINEKE, J. AND GRUND, D. 2008. Relative competitive analysis of cache replacement policies. In Proceedings of the ACM SIGPLAN-SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems. ACM, New York, NY, 51-60.
16. REINEKE, J., GRUND, D., BERG, C., AND WILHELM, R. 2007. Timing predictability of cache replacement policies. Real-Time Syst. 37, 2, 99-122.
17. SCHLICKLING, M. AND PISTER,M. 2010. Semi-automatic derivation of timing models forWCET analysis. In Proceedings of the ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems. ACM, 67-76.
18. SILBERSCHATZ, A., GALVIN, P. B., AND GAGNE, G. 2005. Operating System Concepts. Vol. 2nd. Addison-Wesley.
19. THEILING, H., FERDINAND, C., AND WILHELM, R. 2000. Fast and precise WCET prediction by separate cache and path analyses. Real-Time Syst. 18, 2/3.
20. VERA, X., LISPER, B., AND XUE, J. 2003. Data cache locking for higher program predictability. SIGMETRICS Perform. Eval. Rev. 31, 1, 272-282.
21. WENZEL, I. 2006. Measurement-based timing analysis of superscalar processors. Ph.D. thesis, Technische Universitat Wien, Institut f ur Technische Informatik.
22. WILHELM, R., ENGBLOM, J., ERMEDAHL, A., HOLSTI, N., THESING, S., WHALLEY, D. B., BERNAT, G., FERDINAND, C., HECKMANN, R., MITRA, T., MUELLER, F., PUAUT, I., PUSCHNER, P. P., STASCHULAT, J., AND STENSTROM, P. 2008. The worst-case execution-time problem overview of methods and survey of tools. ACM Trans. Embed. Comput. Syst. 7, 3.
23. WILHELM, R.,GRUND, D.,REINEKE, J., SCHLICKLING, M., PISTER, M., AND FERDINAND, C. 2009. Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Trans. CAD Integrat. Circuits Syst. 28, 7, 966-978.