Dual Flow Nets: Modeling the Control/Data-Flow Relation in Embedded Systems

ACM Transactions on Embedded Computing Systems

Volumn 5, Issue 1, 2006, Pages 54-81

  Varea, Mauricio ^a   Al Hashimi, Bashir M ^a   Cortés, Luis A ^b   Eles, Petru ^b   Peng, Zebo ^b  

^a UNIVERSITY OF SOUTHAMPTON   (United Kingdom)

^b LINKÖPING UNIVERSITY   (Sweden)

Author keywords

CTL; Design; Dual flow nets; embedded systems; formal verification; LTL; modeling; Petri nets; symbolic model checking; Theory; tripartite graph; Verification

Indexed keywords

EID: 84878493053     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/1132357.1132360     Document Type: Article

References (39)

1. Bellini, P., Mattolini, R., and Nesi, P. 2000. Temporal Logics for Real-Time System Specification. ACM Computing Surveys 32, 1 (Mar.), 12-42
2. Brage, J. P. 1993. Foundations of a high-level synthesis system. Ph.D. thesis, Department of Computer Science, Technical University of Denmark, Lyngby, Denmark
3. Burch, J. R., Clarke, E. M., Mcmillan, K. L., Dill, D. L., and Hwang, L. J. 1992. Symbolic Model Checking: 1020 states and beyond. Imperial College of Science, Technology and Medicine 98, 2, 142-170
4. Clarke, E. M., Grumberg, O., and Peled, D. A. 1999. Model Checking. MIT Press, Cambridge, MA
5. Cortes, L. A., Eles, P., and Peng, Z. 2000. Verification of Embedded Systems using a Petri Net based Representation. In Proceedings of the 1SthInternational Symposium on System Level Synthesis (ISSS). Madrid, Spain. 149-155
6. Dimiev, S. and Markov, K. 2002. Gauss Integers and Diophantine Figures. In Proceedings of the Conference on Union of Bulgarian's mathematicians. Borovetz, Bulgaria
7. Eles, P., Kuchcinski, K., Peng, Z., Doboli, A., and Pop, P. 1998. Scheduling of conditional process graphs for the synthesis of embedded systems. In Proceedings of the 1stDesign, Automation and Test in Europe (DATE). Paris, France
8. Emerson, E. A. 1990. Temporal and Modal Logic. In Handbook of Theoretical Computer Science, J. van Leeuwen, Ed. vol. B: Formal Models and Semantics. Elseiver Science, New York, Chapter 16, 995-1072
9. Emerson, E. A. and Halpern, J. Y. 1986. ‘Sometimes’ and ‘Not Never’ revisted: on Branching versus Linear Time Temporal Logic. ACM 33, 1, 151-178
10. Esser, R. 1996. An object oriented petri net approach to embedded system design. Ph.D. thesis, Computer Engineering and Networks Lab (TIK), Swiss Federal Institute of Technology (ETH) Zurich, Gloriastrasse 35, CH-8092 Zurich
11. Finkel, A. and Memmi, G. 1985. An Introduction to FIFO nets -Monogeneous nets: A subclass of FIFO nets. Theoret. Computer Sci. 35, 191-214
12. Gajski, D. D., Ed. 1987. Silicon Compilers. Addison-Wesley, Reading, MA
13. Gajski, D. D. 1997. Principles of Digital Design. Prentice-Hall, Englewood Cliff, NJ
14. Genrich, H. 1987. Predicate/Transition-Nets. In Advances in Petri Nets 1986 Part I: Petri Nets, central models and their properties, W. Brauer, W. Reisig, and G. Rozenberg, Eds. Lecture Notes in Computer Science, vol. 254. Springer-Verlag. 207-247
15. Gill, A. 1962. Introduction to the Theory of Finite-State Machines. Electronic Sciences Series. McGraw-Hill, New York, 100-20
16. Grode, J., Madsen, J., and Jerraya, A.-A. 1998. Performance Estimation for Hardware/Software Codesign using Hierarchical Colored Petri Nets. In International Symposium on High Performance Computing
17. Gupta, R. K. and De Micheli, G. 1992. System Synthesis via Hardware-Software Co-Design. Technical Report CSL-TR-92-548, Stanford University, Computer Systems Laboratory
18. Jensen, K. 1992. Coloured Petri Nets-Basic Concepts, Analysis Methods and Practical Use. EATCS Monographs in Theoretical Computer Science 1, Basic Concepts, 1-234
19. Jensen, K. 1994. Coloured Petri Nets-Basic Concepts, Analysis Methods and Practical Use. EATCS Monographs in Theoretical Computer Science 2, Analysis Methods
20. Jensen, K. 1997. Coloured Petri Nets-Basic Concepts, Analysis Methods and Practical Use. EATCS Monographs in Theoretical Computer Science 3, Practical Use
21. Kern, C. and Greenstreet, M. R. 1999. Formal Verification in Hardware Design: A Survey. ACM Transaction on Design Automation of Embedded Systems 4, 2 (Apr.), 1-67
22. Kleinjohann, B., Tacken, J., and Tahedl, C. 1997. Towards a Complete Design Method for Embedded Systems Using Predicate/Transition-Nets. In Proceedings of the 13thIFIP WG 10.5 Conference on Computer Hardware Description Languages and Their Applications (CHDL). Toledo, Spain
23. Kupferman, O. and Vardi, M. Y. 1995. On the Complexity of Branching Modular Model Checking. In 6thInternational Conference on Concurrency Theory (CONCUR). Philadelphia, Pennsylvania
24. Lee, E. A. and Messerschmitt, D. G. 1987. Synchronous Dataflow. Proceedings of the IEEE 75, 9 (Sept.), 1235-1245
25. Mcmillan, K. L. 1993. Symbolic Model Checking. Kluwer Academic Pub, Boston, MA
26. Merlin, P. and Faber, D. J. 1976. Recoverability of Communication Protocols. IEEE Transaction on Communications 24, 9, 1036-1043
27. Murata, T. 1989. Petri Nets: Properties, Analysis and Applications. Proceedings of the IEEE 77, 4 (Apr.), 541-580
28. Naik, V. G. and Sistla, A. P. 1994. Modeling and Verification of a Real Life Protocol Using Symbolic Model Checking. In Proceedings of the 6h International Conference on Computer Aided Verification. Lecture Notes in Computer Science, vol. 818. Stanford, CA
29. Narayan, S. and Vahid, F. 1992. Modeling with SpecCharts. Technical Report ICS-TR-90-20, University of California, Irvine, Department of Information and Computer Science. Oct
30. Osterling, A., Benner, T., and Ernst, R. 1997. Code Generation and Context Switching for Static Scheduling of Mixed Control and Data Oriented HW/SW Systems. In Proceedings of the APCHDL97. Taiwan. 131-135
31. Peng, Z. 1987. A formal methodology for automated synthesis of vlsi systems. Ph.D. thesis, Linkoping University
32. Peng, Z. and Kuchcinski, K. 1994. Automated Transformation of Algorithms into RegisterTransfer Level Implementations. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems 13, 2 (Feb.), 150-166
33. Pnueli, A. 1985. Linear and Branching Structures in the Semantics and Logics of Reactive Systems. In 12thInternational Colloquium on Automata, Languages, and Programming. SpringerVerlag, Berlin, 15-32
34. Staunstrup, J. and Wolf, W., Eds. 1997. Hardware/Software Co-Design: Principles and Practice. Kluwer Academic Publishers, Dordrecht, The Netherlands
35. Strehl, K., Thiele, L., Gries, M., Ziegenbein, D., Ernst, R., and Teich, J. 2001. FunState-an internal design representation for codesign. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9, 4 (Aug.), 524-544
36. Vardi, M. Y. 2001. Branching vs. linear time: Final showdown. In European Joint Conference on Theory and Practice of Software. Genova, Italy
37. Wang, F. 2004. Formal Verification of Timed Systems: A Survey and Perspective. Proceedings of the IEEE 92, 8 (Aug.), 1283-1305
38. Wolf, W. H. 2003. A Decade of Hardware/Software Codesign. IEEE Computer 36, 4 (Apr.), 38-43
39. Ziegenbein, D., Richter, K., Ernst, R., Thiele, L., and Teich, J. 1999. SPI-An Internal Representation for Heterogeneously Specified Embedded Systems. In Proceedings of the GI/ITG/GMM Workshop “Entwurfsmethoden & Beschreibungssprachen” Braunschweig, Germany