Verification of embedded systems using a Petri net based representation

Proceedings of the International Symposium on System Synthesis

Volumn 2000-January, Issue , 2000, Pages 149-155

  Cortes L A ^a   Eles, P ^a   Peng, Z ^a  

^a LINKÖPING UNIVERSITY   (Sweden)

Author keywords

Application software; Automata; Embedded computing; Embedded software; Embedded system; Formal verification; Hardware; Information science; Petri nets; Software systems

Indexed keywords

APPLICATION PROGRAMS; COMPUTER HARDWARE; COMPUTER SOFTWARE; EMBEDDED SOFTWARE; FORMAL VERIFICATION; HARDWARE; INFORMATION SCIENCE; MODEL CHECKING; PETRI NETS; SEMANTICS; SYNTHESIS (CHEMICAL); VERIFICATION;

AUTOMATA; COMPUTATION TREE LOGIC; EMBEDDED COMPUTING; HARDWARE AND SOFTWARE COMPONENTS; HARDWARE/SOFTWARE SYSTEMS; SOFTWARE SYSTEMS; TRADITIONAL TECHNIQUES; VERIFICATION METHOD;

EMBEDDED SYSTEMS;

EID: 44949202069     PISSN: 10801820     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSS.2000.874042     Document Type: Conference Paper

References (17)

1. R. Alur, C. Courcoubetis and D. L. Dill, "Model Checking for Real-Time Systems," in Proc. Symposium on Logic in Computer Science, 1990, pp. 414-425.
2. R. Alur, C. Courcoubetis, N. Halbwachs, T. A. Henzinger, P.-H. Ho, X. Nicollin, A. Olivero, J. Sifakis, and S. Yovine, "The Algorithmic Analysis of Hybrid Systems," in Theoretical Computer Science, vol. 138, pp. 3-34, February 1995.
3. R. Alur, T. A. Henzinger, and P.-H. Ho, "Automatic Symbolic Verification of Embedded Systems," in IEEE Trans. Software Engineering, vol. 22, pp. 181-201, March 1996.
4. F. Balarin, H. Hsieh, A. Jurecska, L. Lavagno, and A. Sangiovanni-Vincentelli, "Formal Verification of Embedded Systems based on CFSM Networks," in Proc. DAC, 1996, pp. 568-571.
5. E. M. Clarke, E. A. Emerson, and A. P. Sistla, "Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications," in ACM Trans. on Programming Languages and Systems, vol. 8, pp. 244-263, April 1986.
6. L. A. Cortés, P. Eles, and Z. Peng, "A Petri Net based Model for Heterogeneous Embedded Systems," in Proc. NORCHIP Conference, 1999, pp. 248-255.
7. E. Filippi, L. Lavagno, L. Licciardi, A. Montanaro, M. Paolini, R. Passerone, M. Sgroi, and A. Sangiovanni-Vincentelli, "Intellectual Property Re-use in Embedded System Co-design: an Industrial Case Study," in Proc. ISSS, 1998, pp. 37-42.
8. J. D. Gannon, J. M. Purtilo, and M. V. Zelkowitz, Software Specification: A Comparison of Formal Methods. Norwood, NJ: Ablex Publishing, 1994.
9. E. H. A. Garcez and W. Rosenstiel, "CVF - Coverification Framework," in Proc. Brazilian Symposium on Integrated Circuit Design, 1998, pp. 103-106.
10. P.-A. Hsiung, "Hardware-Software Coverification of Concurrent Embedded Real-Time Systems," in Proc. Euromicro RTS, 1999, pp. 216-223.
11. HyTech: The HYbrid TECHnology Tool, http://www-cad.eecs.berkeley.edu/~tah/HyTech/
12. C. Kern and M. R. Greenstreet, "Formal Verification in Hardware Design: A Survey," in ACM Trans. on Design Automation of Electronic Systems, vol. 4, pp. 123-193, April 1999.
13. P. Maciel, E. Barros, and W. Rosenstiel, "A Petri Net Model for Hardware/Software Codesign," in Design Automation for Embedded Systems, vol. 4, pp. 243-310, Oct. 1999.
14. E. Pastor, O. Roig, J. Cortadella, and R. M. Badia, "Petri Net Analysis Using Boolean Manipulation," in Application and Theory of Petri Nets 1994, R. Valette, Ed. LNCS 815, Berlin: Springer-Verlag, 1994, pp. 416-435.
15. E. Stoy and Z. Peng, "An Integrated Modelling Technique for Hardware/Software Systems," in Proc. ISCAS, 1994, pp. 399-402.
16. K. Strehl and L. Thiele, "Symbolic Model Checking of Process Networks Using Interval Diagrams Techniques," in Proc. ICCAD, 1998, pp. 686-692.
17. G. Wimmel, "A BDD-based Model Checker for the PEP Tool," Major Individual Project Report, Dept. of Computing Science, University of Newcastle, May 1997.