메뉴 건너뛰기




Volumn 56, Issue , 2013, Pages 318-319

An SRAM using output prediction to reduce BL-switching activity and statistically-gated SA for up to 1.9× reduction in energy/access

Author keywords

[No Author keywords available]

Indexed keywords

CELL-BASED DESIGN; HIERARCHICAL SENSING; MOBILE APPLICATIONS; PROCESSING CAPABILITY; SENSING NETWORKS; SWITCHING ACTIVITIES; TOTAL ENERGY CONSUMPTION; TRANSISTOR LEVEL DESIGN;

EID: 84876580953     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2013.6487751     Document Type: Conference Paper
Times cited : (12)

References (6)
  • 1
    • 84860684461 scopus 로고    scopus 로고
    • A 4.6ghz 162mb sram design in 22nm tri-gate cmos technology with integrated active vmin-enhancing assist circuitry 2012
    • Feb
    • E. Karl, et al., "A 4.6GHz 162Mb SRAM Design in 22nm Tri-Gate CMOS Technology with Integrated Active VMIN-Enhancing Assist Circuitry," 2012 IEEE ISSCC, pp. 230-232, Feb. 2012
    • (2012) IEEE ISSCC , pp. 230-232
    • Karl, E.1
  • 2
    • 79955723758 scopus 로고    scopus 로고
    • A 64mb sram in 32nm high-k metal-gate soi technology with 0.7v operation enabled by stability, write-ability and read-ability enhancements 2011
    • Feb
    • H. Pilo, et al., "A 64Mb SRAM in 32nm High-k metal-gate SOI technology with 0.7V operation enabled by stability, write-Ability and read-Ability enhancements," 2011 IEEE ISSCC, pp. 254-256, Feb. 2011
    • (2011) IEEE ISSCC , pp. 254-256
    • Pilo, H.1
  • 3
    • 44249093269 scopus 로고    scopus 로고
    • Novel video memory reduces 45% of bitline power using majority logic and data-bit reordering
    • Jun
    • H. Fujiwara, et al., "Novel Video Memory Reduces 45% of Bitline power Using Majority Logic and Data-Bit Reordering," IEEE TVLSI, vol. 16, no. 6, pp. 620-627, Jun. 2008
    • (2008) IEEE TVLSI , vol.16 , Issue.6 , pp. 620-627
    • Fujiwara, H.1
  • 4
    • 79952010981 scopus 로고    scopus 로고
    • A priority-based 6t/8t hybrid sram architecture for aggressive voltage scaling in video applications
    • Feb
    • I.J. Chang, et al., "A Priority-Based 6T/8T Hybrid SRAM Architecture for Aggressive Voltage Scaling in Video Applications," IEEE TCSVT, vol. 21, no. 2, pp. 101-112, Feb. 2011
    • (2011) IEEE TCSVT , vol.21 , Issue.2 , pp. 101-112
    • Chang, I.J.1
  • 5
    • 3042778488 scopus 로고    scopus 로고
    • Yield and speed optimization of a latch-type voltage sense amplifier
    • Jul
    • B. Wicht, et al., "Yield and Speed Optimization of a Latch-Type Voltage Sense Amplifier," IEEE JSSC, vol. 39, no. 7, pp. 1148-1158, Jul. 2004
    • (2004) IEEE JSSC , vol.39 , Issue.7 , pp. 1148-1158
    • Wicht, B.1
  • 6
    • 84875843295 scopus 로고    scopus 로고
    • Hardware-aware motion estimation search algorithm development for high-efficiency video coding (hevc) standard 2012
    • Sep
    • M.E. Sinangil, et al., "Hardware-Aware Motion Estimation Search Algorithm Development for High-Efficiency Video Coding (HEVC) Standard," 2012 IEEE ICIP, pp. 1529-1532, Sep. 2012
    • (2012) IEEE ICIP , pp. 1529-1532
    • Sinangil, M.E.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.